

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 8388608-word by 8-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M467805XX-5,5S	50	13	25	13	84	300
M5M467805XX-6,6S	60	15	30	15	104	250
M5M465805XX-5,5S	50	13	25	13	84	390
M5M465805XX-6,6S	60	15	30	15	104	325

XX=AJ,ATP

●Standard 32 pin SOJ, 32 pin TSOP

●Single $3.3 \pm 0.3V$ supply

●Low stand-by power dissipation

1.08mW (Max) ----- LVCMOS input level

●Low operating power dissipation

M5M467805xx-5 ----- 360.0mW (Max)

M5M467805xx-6 ----- 324.0mW (Max)

M5M465805xx-5 ----- 468.0mW (Max)

M5M465805xx-6 ----- 432.0mW (Max)

●Self refresh capability*

Self refresh current ----- 400 μ A(Max)

●Hyper-page mode, Read-modify-write,

CAS before RAS refresh, Hidden refresh capabilities

●Early-write mode, \overline{OE} and \overline{W} to control output buffer impedance

●All inputs, outputs LVTTTL compatible and low capacitance

* : Applicable to self refresh version(M5M467/5805AJ,ATP -5S,-6S : option) only

ADDRESS

Part No.	Row Add	Col Add	Refresh	Refresh Cycle	
				Normal	S-version
M5M467805A	A0-A12	A0-A9	RAS Only Ref, Normal R/W	8192/64ms	8192/128ms
			CBR Ref, Hidden Ref	4096/64ms	4096/128ms
M5M465805A	A0-A11	A0-A10	RAS Only Ref, Normal R/W	4096/64ms	4096/128ms
			CBR Ref, Hidden Ref		



APPLICATION

Main memory unit for computers, Microcomputer memory,

Refresh memory for CRT

PIN DESCRIPTION

Pin Name	Function
A0-A12	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
RAS	Row Address Strobe Input
CAS	Column Address Strobe Input
\overline{W}	Write Control Input
\overline{OE}	Output Enable Input
Vcc	Power Supply (+3.3V)
Vss	Ground (0V)
NC	No Connection

PIN CONFIGURATION (TOP VIEW)Note : A12...M5M467805A, NC...M5M465805A
NC : NO CONNECTION

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

FUNCTION


The M5M467805/465805AJ,ATP provide,in addition to normal read, write, and read-modify-write operations, a number of

other functions, e.g., hyper page mode, $\overline{\text{CAS}}$ before RAS refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	$\overline{\text{CAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	NO	Hyper page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	NO	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	NO	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	NO	
Hidden refresh	ACT	ACT	DNC	ACT	DNC	DNC	OPN	VLD	YES	
CAS before RAS refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid,APD : applied, OPN : open



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-0.5 ~ 4.6	V
VI	Input voltage		-0.5 ~ Vcc+0.5	V
VO	Output voltage		-0.5 ~ Vcc+0.5	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tstg	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	2.0		Vcc+0.3	V
VIL	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to Vss

ELECTRICAL CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3 ± 0.3V, Vss=0V, unless otherwise noted) (Note 2)**[M5M467805A]**

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
VOH	High-level output voltage	IOH=-2mA	2.4		Vcc	V	
VOL	Low-level output voltage	IOL=2mA	0		0.4	V	
IOZ	Off-state output current	Q floating 0V ≤ VOUT ≤ Vcc	-10		10	μA	
II	Input current	0V ≤ VIN ≤ Vcc+0.3V, Other inputs pins=0V	-10		10	μA	
Icc1(AV)	Average supply current from Vcc operating (Note 3,4,5)	M5M467805-5,5S	RAS, CAS cycling trc=twc=min. output open			100	mA
		M5M467805-6,6S				90	
Icc2	Supply current from Vcc, stand-by	M5M467805-5,5S -6,6S	RAS=CAS=VIH, output open			1	mA
		M5M467805-5,6	RAS=CAS=WE ≥ Vcc -0.2V, output open			0.5	
		M5M467805-5S,6S				0.3	
Icc4(AV)	Average supply current from Vcc Hyper-Page-Mode (Note 3,4,5)	M5M467805-5,5S	RAS=VIL, CAS cycling tpc=min. output open			100	mA
		M5M467805-6,6S				90	
Icc6(AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3,5)	M5M467805-5,5S	CAS before RAS refresh cycling trc=min. output open			130	mA
		M5M467805-6,6S				120	

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc4 (AV) and Icc6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=VIL and CAS=VIH.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

ELECTRICAL CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3 ± 0.3V, Vss=0V, unless otherwise noted) (Note 2)**[M5M465805A]**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-2mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} =2mA	0		0.4	V
I _{oz}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ V _{CC}	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ V _{CC} +0.3V, Other inputs pins=0V	-10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} operating (Note 3,4,5)	M5M465805-5,5S	R _{AS} , C _{AS} cycling trc=twc=min. output open		130	mA
		M5M465805-6,6S			120	
I _{CC2}	Supply current from V _{CC} , stand-by	M5M465805-5,5S -6,6S	R _{AS} =C _{AS} =V _{IH} , output open		1	mA
		M5M465805-5,6	R _{AS} =C _{AS} =V _{WE} ≥ V _{CC} -0.2V, output open		0.5	
		M5M465805-5S,6S			0.3	
I _{CC4} (AV)	Average supply current from V _{CC} Hyper-Page-Mode (Note 3,4,5)	M5M465805-5,5S	R _{AS} =V _{IL} , C _{AS} cycling trc=min. output open		100	mA
		M5M465805-6,6S			90	
I _{CC6} (AV)	Average supply current from V _{CC} C _{AS} before R _{AS} refresh mode (Note 3,5)	M5M465805-5,5S	C _{AS} before R _{AS} refresh cycling trc=min. output open		130	mA
		M5M465805-6,6S			120	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{CC1}(AV), I_{CC4}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.5: Column Address can be changed once or less while R_{AS}=V_{IL} and C_{AS}=V_{IH}.**CAPACITANCE** (Ta=0 ~ 70°C, Vcc=3.3 ± 0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _I =V _{SS} f=1MHz V _I =25mV _{rms}			5	pF
C _{I(OE)}	Input capacitance, OE input				7	pF
C _{I(W)}	Input capacitance, write control input				7	pF
C _{I(RAS)}	Input capacitance, RAS input				7	pF
C _{I(CAS)}	Input capacitance, CAS input				7	pF
C _{I/O}	Input/Output capacitance, data ports				7	pF

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3 ± 0.3V, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
tCAC	Access time from CAS (Note 7,8)		13		15	ns
tRAC	Access time from RAS (Note 7,9)		50		60	ns
tAA	Column address access time (Note 7,10)		25		30	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		28		33	ns
tOEA	Access time from OE (Note 7)		13		15	ns
tOHC	Output hold time from CAS	5		5		ns
tOHR	Output hold time from RAS (Note 13)	5		5		ns
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		ns
tOEZ	Output disable time after OE high (Note 12)		13		15	ns
tWEZ	Output disable time after WE high (Note 12)		13		15	ns
tOFF	Output disable time after CAS high (Note 12,13)		13		15	ns
tREZ	Output disable time after RAS high (Note 12,13)		13		15	ns

Note 6: An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS -only refresh or CAS before RAS refresh).

Note the RAS may be cycled during the initial pause. And any eight RAS or RAS/CAS cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to VOH=2.4V(IOH=-2mA) / VOL=0.4V(IOL=2mA) loads and 100pF.

The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL).

8: Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$ and $t_{CP} \geq t_{CP(max)}$.

9: Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$.

11: Assumes that $t_{CP} \leq t_{CP(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.

12: $t_{OEZ(max)}$, $t_{WEZ(max)}$, $t_{OFF(max)}$ and $t_{REZ(max)}$ defines the time at which the output achieves the high impedance state ($I_{out} \leq \pm 10\mu A$) and is not reference to VOH(min) or VOL(max).

13: Output is disabled after both RAS and CAS go to high.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write ,Refresh, and Hyper-Page Mode Cycles)

(Ta=0 ~70 °C, Vcc=3.3 ±0.3V, Vss=0V, unless otherwise noted See notes 14,15)

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
tREF	Refresh cycle time		64		64	ms
tREF	Refresh cycle time (S-version only)		128		128	ms
tRP	RAS high pulse width	30		40		ns
tRCD	Delay time, RAS low to CAS low (Note16)	14	37	14	45	ns
tCRP	Delay time, CAS high to RAS low	5		5		ns
tRPC	Delay time, RAS high to CAS low	0		0		ns
tCPN	CAS high pulse width	8		10		ns
tRAD	Column address delay time from RAS low (Note17)	10	25	12	30	ns
tASR	Row address setup time before RAS low	0		0		ns
tASC	Column address setup time before CAS low (Note18)	0	10	0	13	ns
tRAH	Row address hold time after RAS low	8		10		ns
tCAH	Column address hold time after CAS low	8		10		ns
tDZC	Delay time, data to CAS low (Note19)	0		0		ns
tDZO	Delay time, data to OE low (Note19)	0		0		ns
tRDD	Delay time, RAS high to data (Note20)	13		15		ns
tCDD	Delay time, CAS high to data (Note20)	13		15		ns
tODD	Delay time, OE high to data (Note20)	13		15		ns
tWED	Delay time, WE low to data (Note20)	13		15		ns
t _r	Transition time (Note21)	1	50	1	50	ns

Note 14: The timing requirements are assumed $t_r=2ns$.15: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.16: $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{RCD(max)}$, access time is controlled exclusively by t_{CAC} or t_{AA} .17: $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$, access time is controlled exclusively by t_{AA} .18: $t_{ASC(max)}$ is specified as a reference point only. If $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$, access time is controlled exclusively by t_{CAC} .19: Either t_{DZC} or t_{DZO} must be satisfied.20: Either t_{RDD} or t_{CDD} or t_{ODD} or t_{WED} must be satisfied.21: t_r is measured between $V_{IH(min)}$ and $V_{IL(max)}$.**Read and Refresh Cycles**

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
tRC	Read cycle time	84		104		ns
tRAS	RAS low pulse width	50	10000	60	10000	ns
tCAS	CAS low pulse width	8	10000	10	10000	ns
tCSH	CAS hold time after RAS low	35		40		ns
tRSH	RAS hold time after CAS low	13		15		ns
tRCS	Read Setup time before CAS low	0		0		ns
tRCH	Read hold time after CAS high (Note 22)	0		0		ns
tRRH	Read hold time after RAS high (Note 22)	0		0		ns
tRAL	Column address to RAS hold time	25		30		ns
tCAL	Column address to CAS hold time	13		18		ns
tORH	RAS hold time after OE low	13		15		ns
tOCH	CAS hold time after OE low	13		15		ns

Note 22: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
t _{wc}	Write cycle time	84		104		ns
t _{ras}	RAS low pulse width	50	10000	60	10000	ns
t _{cas}	CAS low pulse width	8	10000	10	10000	ns
t _{csh}	CAS hold time after RAS low	35		40		ns
t _{rsh}	RAS hold time after CAS low	13		15		ns
t _{wcs}	Write setup time before CAS low (Note 24)	0		0		ns
t _{wch}	Write hold time after CAS low	8		10		ns
t _{cwl}	CAS hold time after W low	8		10		ns
t _{rwl}	RAS hold time after W low	8		10		ns
t _{wp}	Write pulse width	8		10		ns
t _{ds}	Data setup time before CAS low or W low	0		0		ns
t _{dh}	Data hold time after CAS low or W low	8		10		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
t _{rw}	Read write/read modify write cycle time (Note23)	109		133		ns
t _{ras}	RAS low pulse width	75	10000	89	10000	ns
t _{cas}	CAS low pulse width	38	10000	44	10000	ns
t _{csh}	CAS hold time after RAS low	70		82		ns
t _{rsh}	RAS hold time after CAS low	38		44		ns
t _r	Read setup time before CAS low	0		0		ns
t _{cwd}	Delay time, CAS low to W low (Note24)	28		32		ns
t _{rwd}	Delay time, RAS low to W low (Note24)	65		77		ns
t _{awd}	Delay time, address to W low (Note24)	40		47		ns
t _{oeh}	OE hold time after W low	13		15		ns

Note 23: t_{rw} is specified as t_{rw}(min)=t_r(max)+t_{oeh}(min)+t_{rwl}(min)+t_{rp}(min)+4t_r.

24: t_{wcs}, t_{cwd}, t_{rwd} and t_{awd} and t_{cpwd} are specified as reference points only. If t_{wcs} ≥ t_{wcs}(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t_{cwd} ≥ t_{cwd}(min), t_{rwd} ≥ t_{rwd}(min), t_{awd} ≥ t_{awd}(min) and t_{cpwd} ≥ t_{cpwd}(min) (for Hyper page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) is satisfied, the DQ (at access time and until CAS or OE goes back to V_H) is indeterminate.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Hyper page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle,**Read Write Mix Cycle, Hi-Z control by \overline{OE} or \overline{W}) (Note 25)**

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
tHPC	Hyper page mode read/write cycle time	20		25		ns
tHPRWC	Hyper Page Mode read write / read modify write cycle time	55		66		ns
tDOH	Output hold time from \overline{CAS} low	5		5		ns
tRAS	RAS low pulse width for read write cycle (Note26)	65	100000	77	100000	ns
tCP	CAS high pulse width (Note27)	8	13	10	16	ns
tCPRH	RAS hold time after CAS precharge	28		33		ns
tCPWD	Delay time, CAS precharge to \overline{W} low (Note24)	43		50		ns
tCHOL	Hold time to maintain the data Hi-Z until CAS access	7		7		ns
tOEPE	\overline{OE} Pulse Width (Hi-Z control)	7		7		ns
tWPE	\overline{W} Pulse Width (Hi-Z control)	7		7		ns
tHCWD	Delay time, \overline{CAS} low to \overline{W} low after read	28		32		ns
tHAWD	Delay time, Address to \overline{W} low after read	40		47		ns
tHPWD	Delay time, CAS precharge to \overline{W} low after read	43		50		ns
tHCOD	Delay time, CAS low to OE high after read	13		15		ns
tHAOD	Delay time, Address to OE high after read	25		30		ns
tHPOD	Delay time, CAS precharge to OE high after read	28		33		ns

Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.

26: tRAS(min) is specified as two cycles of CAS input are performed.

27: tCP(max) is specified as a reference point only. If tCP ≥ tCP(max), access time is controlled exclusively by tCAC.

CAS before RAS Refresh Cycle (Note 28)

Symbol	Parameter	Limits				Unit
		M5M46X805-5,5S		M5M46X805-6,6S		
		Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	5		5		ns
tCHR	CAS hold time after RAS low	10		10		ns
tRSR	Read setup time before RAS low	10		10		ns
tRHR	Read hold time after RAS low	10		10		ns

Note 28: Eight or more \overline{CAS} before \overline{RAS} cycles instead of eight \overline{RAS} cycles are necessary for proper operation of \overline{CAS} before \overline{RAS} refresh mode.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S / -6S . The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS ($T_a=0 \sim 70^\circ\text{C}$, $V_{cc}=3.3\text{V} \pm 0.3\text{V}$, $V_{ss}=0\text{V}$, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$I_{CC9(AV)}$ *	Average supply current from V_{cc} Self - Refresh cycle (note 6)	M5M467/5805-5S,6S $\overline{\text{RAS}} = \overline{\text{CAS}} \leq 0.2\text{V}$ $\overline{\text{OE}} = \overline{\text{W}} = \text{A}0\sim\text{A}12(\text{A}11)=V_{cc}-0.2\text{V}$ or 0.2V output = $V_{cc}-0.2\text{V}, 0.2\text{V}$ or OPEN			400	μA


TIMING REQUIREMENTS ($T_a=0 \sim 70^\circ\text{C}$, $V_{cc}=3.3\text{V} \pm 0.3\text{V}$, $V_{ss}=0\text{V}$, unless otherwise noted See notes 13,14)

Symbol	Parameter	Limits				Unit
		M5M46X805-5S		M5M46X805-6S		
		Min	Max	Min	Max	
t_{RASS}	Self Refresh RAS low pulse width	100		100		μs
t_{RPS}	Self Refresh RAS high precharge time	90		110		ns
t_{CHS}	Self Refresh RAS hold time	- 50		- 50		ns

SELF REFRESH ENTRY & EXIT CONDITIONS


(1) In case of CBR distributed refresh

The last / first full refresh cycles must be made within t_{NS} / t_{SN} before / after self refresh , on the condition of $t_{NS} \leq 128\text{ms}$ and $t_{SN} \leq 128\text{ms}$.



(2) In case of burst refresh


The last / first full refresh cycles must be made within t_{NS} / t_{SN} before / after self refresh , on the condition of $t_{NS} \leq 16\text{ms}$ and $t_{SN} \leq 16\text{ms}$.




M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Timing Diagrams (Note 29) Read Cycle



Note 29




Indicates the don't care input.
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$

Indicates the invalid output.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


Early Write Cycle



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


Hyper Page Mode Early Write Cycle



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Hyper Page Mode Mix Cycle (2)




Note 30: $\overline{OE}=L$; \overline{WE} Hi-Z control
 $\overline{OE}=H$; OE Hi-Z control

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle (Hi-Z control by \overline{OE})



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


Hyper Page Mode Read Cycle (Hi-Z control by \overline{W})



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


RAS-only Refresh Cycle



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 31)




Note 31: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Self Refresh Cycle



M5M467805/465805AJ,ATP -5,-6,-5S,-6S

EDO (HYPER PAGE MODE) 67108864-BIT (8388608-WORD BY 8-BIT) DYNAMIC RAM

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for special applications, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.