


HYE18P128160AF-9.6
HYE18P128160AF-12.5
HYE18P128160AF-15

Synchronous Burst CellularRAM™ (1.5G)
CellularRAM



Memory Products



N e v e r s t o p t h i n k i n g .

Edition 2005-5

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München, Germany**

**© Infineon Technologies AG 2005.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

HYE18P128160AF-9.6
HYE18P128160AF-12.5
HYE18P128160AF-15

Synchronous Burst CellularRAM™ (1.5G)
CellularRAM

Memory Products



Never stop thinking.

Revision History: 2005-5

V1.5

Previous Version: 1.4 (Target data sheet)	
Page	Subjects (major changes since last revision)
23	DPD Duration time adjusted
30, 31	Row boundary crossing is not supported in all cases
19, 37, 41	CRE timing clarified in asynchronous control register access
Previous Version: 1.3 (Target data sheet)	
All	Min. Duration of DPD mode is set to 1ms
14, 19, 20, 37, 45	\overline{UB} , \overline{LB} low required for register read (FCR)
19, 20, 45	Clarified WAIT behavior in synchronous register access
18	BCR.bit6 has no effect.
34	DIDR.bit15 reads out the information of page size. If no use, please ignore the bit.
56	Adjusted the values of Operating Currents
Previous Version: 1.2 (Target data sheet)	
Page	Subjects (major changes since last revision)
All	Adjusted CLK frequency target Vs. latency code in fixed latency mode
Previous Version: 1.1 (Target data sheet)	
All	V_{DD} , min = 1.7V (contact factory for the part of 1.65V min)
All	Wireless operating temperature goes down to - 30°C
All	Variable lat=2 reaches 66MHz max for 12.5 part
10, 11	J5 and J6 ball : "NC" to "RFU"
33, 56	Density and Design Version fields are added to DIDR.
Asynchronous	Value change in t_{OHZ} , t_{WP} , t_{DS} , t_{AX} removed from the spec. (per spec alignment)
Synchronous	Value change in t_{CWT} , t_{CSS} , $t_{CKH/L}$, t_{SP} , t_T , t_{KOH} per spec alignment
Synchronous	t_{KADV} is added to specify timing requirement between last data-in to new burst_init.
Previous Version: 1.0 (Target data sheet)	
All	All the spec features compatible to HYE18P64160AC V1.1 spec.

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?
 Your feedback will help us to continuously improve the quality of this document.
 Please send your proposal (including a reference to this document) to:

techdoc.mp@infineon.com



1	Overview	9
1.1	Features	9
1.2	General Description	10
1.3	HYE18P128160AF-9.6/12.5/15 Ball Configuration	11
1.4	HYE18P128160AF-9.6/12.5/15 Ball Definition and Description	12
1.5	Functional Block Diagram	13
1.6	Commands	14
1.6.1	Asynchronous Commands	14
1.6.2	Synchronous Commands	15
2	Functional Description	17
2.1	Power-Up and Initialization	17
2.2	Access To The Control Register Map	18
2.3	Refresh Control Register	21
2.3.1	Partial Array Self Refresh (PASR)	22
2.3.2	Deep Power Down Mode	23
2.3.3	Temperature Compensated Self Refresh (TCSR)	24
2.3.4	Power Saving Potential in Standby When Applying PASR, TCSR or DPD	24
2.3.5	Page Mode Enable/Disable	24
2.4	Bus Control Register	25
2.4.1	Latency Mode / Code	27
2.4.1.1	Variable latency mode	27
2.4.1.2	Fixed latency mode	28
2.4.1.3	Burst Write always produces fixed latency	29
2.4.1.4	Burst Interrupt operation	30
2.4.1.5	End-of-Row Condition	30
2.4.2	Read Burst Configurations/Sequences	32
2.4.3	WAIT Signal in Synchronous Burst Mode	33
2.4.4	Output Impedance	33
2.5	Self-Refresh	33
2.6	Device ID Register (DIDR)	34
2.7	Consideration on Address Skew	35
2.8	SRAM-Type Mode	36
2.8.1	Asynchronous Read	36
2.8.2	Page Mode	38
2.8.3	Asynchronous Write	40
2.9	NOR-Flash-Type Mode	43
2.9.1	Synchronous Read Mode	43
2.9.2	Burst Suspend	44
2.9.3	Synchronous Control Register Read	45
2.9.4	Asynchronous Write with Address Latch (\overline{ADV}) Control	47
2.10	Synchronous Mode	50
2.10.1	Synchronous Read Mode Including Burst Suspend	50
2.10.2	Synchronous Write Mode	50
2.11	General AC Input/Output Reference Waveform	54
3	Electrical Characteristics	55
3.1	Absolute Maximum Ratings	55
3.2	Recommended Power & DC Operation Ratings	55
3.3	Output Test Conditions	56
3.4	Pin Capacitances	56
4	Package Outlines	57
5	Appendix : S/W Register Entry Mode (“4-cycle method”)	58

Figure 1	CellularRAM - Interface Configuration Options	10
Figure 2	Standard Ballout - HYE18P128160AF-9.6/12.5/15	11
Figure 3	Functional Block Diagram	13
Figure 4	Power Up Sequence	17
Figure 5	The two Control Registers (Write and Read access)	18
Figure 6	Control Register Write (SCR) in Asynchronous command	18
Figure 7	Control Register Read (FCR) in Asynchronous command	19
Figure 8	Control Register Write (SCR) in Synchronous Mode	19
Figure 9	Control Register Read (FCR) in Synchronous Mode	20
Figure 10	PASR Programming Scheme	22
Figure 11	PASR Configuration Example	23
Figure 12	DPD Entry and Exit	23
Figure 13	Variable Latency Mode - Functional Diagram (Lat=2, Variable, WC=0 shown)	28
Figure 14	Latency Code - Functional Diagram	29
Figure 15	Burst Interrupt after Burst_init command	30
Figure 16	WAIT Timing and Recommended Operation at the End of Row	31
Figure 17	WAIT Function by configuration (WC) - Lat=2, WP=0	33
Figure 18	Device ID Register (DIDR) Mapping	34
Figure 19	Timing Diagram of Address Skew	35
Figure 20	Asynchronous Read - Address Controlled ($\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} and/or $\overline{LB} = V_{IL}$, $CRE = V_{IL}$, $ADV = V_{IL}$)	36
Figure 21	Asynchronous Read ($\overline{WE} = V_{IH}$, $CRE = V_{IL}$)	36
Figure 22	Asynchronous Control Register Read	37
Figure 23	Asynchronous Page Read Mode ($CRE = V_{IL}$, $ADV = V_{IL}$)	38
Figure 24	Asynchronous Write - \overline{WE} Controlled ($\overline{OE} = V_{IH}$ or V_{IL} , $CRE = V_{IL}$)	40
Figure 25	Asynchronous Write - \overline{CS} Controlled ($\overline{OE} = V_{IH}$ or V_{IL} , $CRE = V_{IL}$)	40
Figure 26	Asynchronous Write - \overline{UB} , \overline{LB} Controlled ($\overline{OE} = V_{IH}$ or V_{IL} , $CRE = V_{IL}$)	41
Figure 27	Asynchronous Write to Control Register ($\overline{OE} = V_{IH}$ or V_{IL})	41
Figure 28	Synchronous Read Burst ($CRE = V_{IL}$)	43
Figure 29	Burst Suspend ($CRE = V_{IL}$)	44
Figure 30	Synchronous Control Register Read	45
Figure 31	Asynchronous Write with Address Latch (\overline{ADV}) Control (followed by single-burst read)	47
Figure 32	Asynchronous Write with Address Latch (\overline{ADV}) Control	47
Figure 33	Asynchronous Write To Control Register in NOR-Flash Mode	48
Figure 34	Synchronous Write Burst ($CRE = V_{IL}$)	50
Figure 35	Synchronous Write command with extended t_{CSS}	51
Figure 36	Synchronous Write to Control Register	52
Figure 37	Synchronous Write Burst Followed by Synchronous Read Burst	53
Figure 38	Synchronous Read Burst Followed by Synchronous Write Burst	53
Figure 39	DC / AC Output Test Circuit	56
Figure 40	PG-VFBGA-54 (Plastic Very Thin Fine Pitch Ball Grid Array Package - Green Package)	57
Figure 41	S/W Register Entry timing (Address input = 7FFFFFFH)	58
Figure 42	RCR Mapping in S/W Register Entry	59
Figure 43	BCR Mapping in S/W Register Entry	59
Figure 44	DIDR Mapping in S/W Register Read	59

Table 1	Product Selection & Marking	9
Table 2	Ball Description - HYE18P128160AF-9.6/12.5/15	12
Table 3	Asynchronous Command Table	14
Table 4	Description of Asynchronous Commands	14
Table 5	Synchronous Command Table	15
Table 6	Description of Synchronous Commands	16
Table 7	Timing Parameters for DPD Operation	23
Table 8	Standby Currents When Applying PASR, TCSR or DPD	24
Table 9	Latency Mode / Code Configuration	28
Table 10	Burst Sequences	32
Table 11	Output Impedance	33
Table 12	Timing Parameters - Address Skew	35
Table 13	Timing Parameters - Asynchronous Read	39
Table 14	Timing Parameters - Asynchronous Write	42
Table 15	Timing Parameters - Synchronous Read Burst	46
Table 16	Timing Parameters - Asynchronous Write With \overline{ADV} Control	49
Table 17	Timing Parameters - Synchronous Read/Write Burst	54
Table 18	Absolute Maximum Ratings	55
Table 19	Recommended DC Operating Conditions	55
Table 20	DC Characteristics	55
Table 22	Pin Capacitances	56
Table 21	Operating Characteristics	56


128M Synchronous Burst CellularRAM™ (1.5G) CellularRAM

HYE18P128160AF-9.6
HYE18P128160AF-12.5
HYE18P128160AF-15

1 Overview

1.1 Features

- High density (1T1C-cell) Synchronous 128Mbit Pseudo-Static RAM
- Designed for cell phone applications - low power, high density, refresh-free operation (CellularRAM)
- CellularRAM1.5G of more features, maintaining functional-compatibility to 1st-generation CellularRAM
- Organization 8M × 16
- High bandwidth:
 - **104 MHz** synchronous burst read/write, **20 ns** page read (16-word), **70 ns** random access
- 1.8 V single power supply (V_{DD} for core and V_{DDQ} for I/O)
- Low power optimized design
 - $I_{ACTIVE} = 25 \text{ mA}$ @70 ns random cycle (with output disabled)
 - $I_{SB} = 250 \text{ } \mu\text{A}$, data retention mode
 - $I_{DPD} = < 10 \text{ } \mu\text{A}$ (typ), non-data retention mode
- Low power features
 - Partial Array Self-Refresh (PASR)
 - Deep Power Down Mode (DPD)
 - Temperature Compensated Self-Refresh (TCSR) by the control of On-chip Temperature Sensor (OCTS)
- User configurable interface supporting three different access protocols (values from 9.6 part)
 - asynchronous SRAM protocol, 70 ns random access cycle time, 20 ns page mode (read only) cycle time
 - NOR-Flash burst protocol, 70 ns write cycle time, 104 MHz burst mode read cycle
 - Full synchronous interface protocol, 70 ns random cycle time, 104 MHz burst mode read/write cycle
- User settings for NOR-Flash burst or in synchronous mode
 - fixed burst length of 4/8/16/32 words or continuous burst mode
 - latency mode (variable or fixed) and various latency codes at desired CLK frequency
 - wrap mode function available for both read and write burst
 - WAIT signal polarity and timing configurable
 - Driver strength of full, 1/2, or 1/4
- Write burst operates at fixed latency regardless of latency mode
- 2 sets of programmable registers (RCR & BCR) accessed (set or fetch) by CRE-pin control or S/W entry mode
- 1 set of read-only register for device ID accessed via fetch register command
- Byte read/write control by $\overline{UB}/\overline{LB}$
- Wireless operating temperature range from -30 °C to +85 °C
- PG-VFBGA-54 chip-scale package - Green Product (9 × 6 ball grid)



Top-side view (ball down)
J4 is NC for 64Mb and A22 for 128Mb

Table 1 Product Selection & Marking

HYE18P128160AF		-9.6	-12.5	-15
Maximum Input CLK frequency (MHz)	Lat = 2	66	66	40
	Lat = 3	104	80	66
Min. Random Cycle time (t_{RC})		70 ns	70 ns	85 ns
Ordering Information		contact factory		contact factory

HY	E	18	P	128	16	Q	A	E
Infineon Memory Product	Wireless temperature range -30 °C to +85 °C	1.8V Supply	CellularRAM Product Family	128M 64: 64M	x16	Synch Burst	Product Version	Green Package W: KGD (Wafer Form)

1.2 General Description

The Synchronous Burst CellularRAM™ (1.5G) (CellularRAM) is designed to better serve the growing memory density and bandwidth demand in 2.5G and 3G cellular phone application. Its high density 1T1C-cell concept, the multi-protocol interface capabilities, its highly optimized low power design and its refresh-free operation make the CellularRAM the perfect fit for advanced baseband applications.

Configured in synchronous burst mode, a peak bandwidth of > 200 Mbyte/s is achieved at the max. clock rate of 104 MHz. The burst length can be programmed and set to either fixed burst lengths of 4, 8, 16- or 32-words¹⁾ or set to continuous mode. The 16-word burst mode is specially designed for cached processor designs to speed up cache re-fill operations. The addition of fixed latency mode to 1st-generation CellularRAM expands the support into legacy application where NOR-type burst flash has been adopted.

In NOR-Flash interface, burst read accesses are synchronous whereas write accesses are of asynchronous nature. This is to retain compatibility to today's NOR-Flash protocols and thus to make sure that existing baseband designs do get instantly a performance gain in read direction by deploying the NOR-Flash burst protocol. The different access protocols that are supported by the CellularRAM are illustrated in **Figure 1**. Data byte control (\overline{UB} , \overline{LB}) is featured in all modes and provides dedicated lower and upper byte access.




Figure 1 CellularRAM - Interface Configuration Options

The CellularRAM can be operated from a single 1.8 V power supply feeding the core and the output drivers. The chip is fabricated in Infineon Technologies advanced low power 0.11 μm process technology and comes in a PG-VFBGA-54 package.

1) 1 word is equal 16 bits

1.3 HYE18P128160AF-9.6/12.5/15 Ball Configuration




Figure 2 Standard Ballout - HYE18P128160AF-9.6/12.5/15

Note: [Figure 2](#) shows top view

1.4 HYE18P128160AF-9.6/12.5/15 Ball Definition and Description

Table 2 Ball Description - HYE18P128160AF-9.6/12.5/15

Ball	Type	Detailed Function
CLK	Input	Clock Signal In synchronous burst mode, address and command inputs and data are referenced to the positive (rising) edge of CLK. In asynchronous SRAM-type mode and write accesses in NOR-Flash operation mode, the CLK signal must be tied down to low.
CRE	Input	Control Register Enable CRE set to high enables the access to the control register map. By applying the Set Control Register (SCR) command (see Table 3) the address bus is loaded into the selected control register, while Fetch Control Register (FCR) reads the contents of it onto DQ pins.
\overline{ADV}	Input	Address Valid \overline{ADV} signals in NOR-Flash and full synchronous mode that a valid address is present on the address bus. In NOR-Flash read mode and full synchronous mode the address is latched on the programmed clock edge while \overline{ADV} is held low. In NOR-Flash write mode \overline{ADV} can be used to latch the address, but can be held low as well. In asynchronous SRAM-type mode \overline{ADV} needs to be active, it may be tied to low.
\overline{CS}	Input	Chip Select \overline{CS} enables the command decoder when low and disables it when high. When the command decoder is disabled new commands are ignored, addresses are don't care and outputs are forced to high-Z. Internal operations, however, continue. For the details, please refer to the command tables in Chapter 1.6 .
\overline{OE}	Input	Output Enable \overline{OE} controls DQ output driver. \overline{OE} low drives DQ, \overline{OE} high sets DQ to high-Z.
\overline{WE}	Input	Write Enable \overline{WE} set to low while \overline{CS} is low initiates a write command.
\overline{UB} , \overline{LB}	Input	Upper/Lower Byte Enable \overline{UB} enables the upper byte DQ15-8 (resp. \overline{LB} DQ7 ... 0) during read/write operations. \overline{UB} (\overline{LB}) deassertion prevents the upper (lower) byte from being driven during read or being written.
WAIT	Output 3-state	Wait State Signal In synchronous mode, WAIT signal indicates the host system when the output data is valid during read and when the input data should be asserted during write operation, though monitoring of WAIT is not mandatory for write burst, since a write burst operates at fixed latency always. In asynchronous mode, the signal has to be ignored.
A <22:0>	Input	Address Inputs During a Control Register Set operation by CRE access, the address inputs define the register settings.
DQ <15:0>	I/O	Data Input/Output The DQ signals $\overline{0}$ to $\overline{15}$ form the 16-bit data bus.
1 × V_{DD} 1 × V_{SS}	Power Supply	Power Supply, Core Power and Ground for the internal logic.
1 × V_{DDQ} 1 × V_{SSQ}	Power Supply	Power Supply, I/O Buffer Isolated Power and Ground for the output buffers to provide improved noise immunity.
2 × RFU	–	Reserved for Future Use (RFU) Please do not connect. J5 and J6 are reserved for future use. See ballout in Figure 2 on Page 11 .

1.5 Functional Block Diagram




Figure 3 Functional Block Diagram

1.6 Commands

The supported command set depends on the selected operation mode. By default the CellularRAM device is reset to the asynchronous SRAM-type mode after power-up. To put the device in a different operation mode the Bus Configuration Register (BCR) must be programmed first accordingly. The valid control input states and sequences are listed below in asynchronous commands (while CLK is held low) or synchronous commands. Other control signal combinations are not supported.

1.6.1 Asynchronous Commands

In the SRAM-type operation mode, all commands are of asynchronous nature. Write operation in NOR-Flash mode is done asynchronously as well. [Table 3](#) lists the asynchronous commands and CLK has to be held low for entire asynchronous mode operation.

Table 3 Asynchronous Command Table¹⁾

Operation Mode	Power Mode	\overline{CS}	\overline{ADV}	\overline{WE}	\overline{OE}	$\overline{UB}/\overline{LB}$	CRE	A19	A18	Amax - A0	DQ15:0
READ	Active	L	L	H	L	L ²⁾	L	V	V	ADR	DOUT
WRITE	Active	L	L	L	X ³⁾	L ²⁾	L	V	V	ADR	DIN
Set Control REGISTER (SCR)	Active	L	L	L	X ³⁾	X	H	L H	L L	RCR DIN BCR DIN	X
Fetch Control REGISTER (FCR)	Active	L	L	H	L	L	H	L H X	L L H	X	RCR bits BCR bits Device ID
NO OPERATION	Standby~Active ⁴⁾	L	X	H	H	X	L	X	X	X	High-Z
DESELECT	Standby	H	X	X	X	X	X	X	X	X	High-Z
DPD ⁵⁾	DPD	H	X	X	X	X	X	X	X	X	High-Z

- 1) CLK has to be held low for entire asynchronous operation. Amax is A22 for 128Mb.
- 2) [Table 3](#) reflects the behaviour if \overline{UB} and \overline{LB} are asserted to low. If only either of the signals, \overline{UB} or \overline{LB} , is asserted to low only the corresponding data byte will be output or written (\overline{UB} enables DQ15 - DQ8, \overline{LB} enables DQ7 - DQ0).
- 3) During a write access invoked by \overline{WE} set to low the \overline{OE} signal is ignored.
- 4) Stand-by power mode applies only to the case when \overline{CS} goes low from DESELECT while no address change occurs. Toggling address results in active power mode. Also, NO OPERATION from any active power mode by keeping \overline{CS} low consumes the power higher than stand-by mode.
- 5) After entry, \overline{CS} has to be held high to maintain DPD. \overline{CS} low-going starts wake-up out of DPD and automatically reset DPD control bit (RCR Bit 4) to be disabled whether it is SCR command or not. All the other contents of control registers should be maintained during DPD in the same state when it was before this mode.

Note: 'L' represents a low voltage level, 'H' a high voltage level, 'X' represents "Don't Care", 'V' represents "Valid".

Table 4 Description of Asynchronous Commands

Mode	Description
READ	The READ command is used to perform an asynchronous read cycle. The signals, \overline{UB} and \overline{LB} , define whether only the lower, the upper or the whole 16-bit word is output.
WRITE	The WRITE command is used to perform an asynchronous write cycle. The data is latched on the rising edge of either \overline{CS} , \overline{WE} , \overline{UB} , \overline{LB} , whichever comes first. The signals, \overline{UB} and \overline{LB} , define whether only the lower, the upper or the whole 16-bit word is latched into the CellularRAM.

Table 4 Description of Asynchronous Commands (cont'd)

Mode	Description
SET CONTROL REGISTER	The control registers are loaded via the address inputs A19, A15 - A0 performing an asynchronous write access. Please refer to the control register description for details. The SCR command can only be issued when the CellularRAM is in idle state.
FETCH CONTROL REGISTER	The content of selected control register is loaded via DQ15-DQ0 by performing this command. Please refer to the control register description for details. The FCR command can only be issued when the CellularRAM is in idle state.
NO OPERATION	The NOP command is used to perform a no operation to the CellularRAM, which is selected ($\overline{CS} = 0$). Operations already in progress are not affected. Power consumption of this command mode varies by address change and initiating condition.
DESELECT	The Deselect function prevents new commands from being executed by the CellularRAM. The CellularRAM is effectively deselected. I/O signals are put to high impedance state.
DPD	DPD stops all refresh-related activities and entire on-chip circuit operation. Current consumption drops below 25 μ A. Wake-up from DPD also requires 150 μ s to get ready for normal operation. The use of DPD mode for duration of no longer than 1ms is not allowed.

1.6.2 Synchronous Commands

In NOR-Flash-type mode read commands are performed in a synchronous burst, whereas both read and write in synchronous mode.

All synchronous commands are defined by the states of the control signals \overline{CS} , \overline{ADV} , and \overline{WE} (\overline{UB} , \overline{LB} and \overline{OE} controls output at read asynchronously and \overline{UB} , \overline{LB} masks input data during write in synchronous way) at the positive (rising) edge of the clock signal, CLK. To enable the synchronous commands, the device has to be programmed in the Bus Configuration Register (BCR) first accordingly.

Table 5 lists the truth table for the supported synchronous commands.

Table 5 Synchronous Command Table¹⁾

Operation Mode	Power Mode	CLK	\overline{CS}	\overline{ADV}	\overline{WE}	$\overline{UB}/\overline{LB}$	CRE	A19	A18	Amax - A0	DQ15:0
BURST INIT READ	Active	L->H	L	L	H	L	L	V	V	ADR	X
BURST READ	Active	L->H	L	H	X	L ²⁾	X	X	X	X	DOUT ³⁾
BURST INIT WRITE	Active	L->H	L	L	L	X	L	V	V	ADR	X
BURST WRITE	Active	L->H	L	H	X	L ²⁾	X	X	X	X	DIN
SET CONTROL REGISTER	Active	L->H	L	L	L	X	H	L H	L L	RCR DIN BCR DIN	X
FETCHCONTROL REGISTER	Active	L->H	L	L	H	L	H	L H X	L L H	X	RCR bits BCR bits Device ID
NO OPERATION	Standby~Active ⁴⁾	L->H	L	H	H	X	L	X	X	X	High-Z ⁵⁾
DESELECT	Standby	L->H	H	X	X	X	X	X	X	X	High-Z
DPD ⁶⁾	DPD	L	H	X	X	X	X	X	X	X	High-Z

1) Synchronous commands are sampled at rising edge of CLK except DPD. Amax is A22 for 128Mb.

- 2) **Table 5** reflects the behaviour if \overline{UB} and \overline{LB} are asserted to low. If only either of the signals, \overline{UB} or \overline{LB} , is asserted to low only the corresponding data byte will be output or written (\overline{UB} enables DQ15 - DQ8, \overline{LB} enables DQ7 - DQ0). If both signals are disabled the device is put in deselect mode.
- 3) Output driver controlled by the asynchronous \overline{OE} control signal
- 4) Stand-by power mode applies only to the case when \overline{CS} goes low from DESELECT while no address change occurs. NO OPERATION from any active power mode by keeping \overline{CS} low consumes the power higher than stand-by mode.
- 5) The asynchronous \overline{OE} control signal has to be asserted to 'H'.
- 6) After entry, \overline{CS} has to be held high to maintain DPD. \overline{CS} low-going starts wake-up out of DPD and automatically reset DPD control bit (RCR Bit 4) to be disabled whether it is SCR command or not. All the other contents of control registers should be maintained during DPD in the same state when it was before this mode.

Note: 'L' represents a low voltage level, 'H' a high voltage level, 'X' represents "Don't Care", 'V' represents "Valid".

Table 6 Description of Synchronous Commands

Mode	Description
BURST INIT	The BURST INIT command is used to initiate a synchronous burst access and to latch the burst start address. The burst length is determined by the setting in the Bus Configuration Register.
BURST READ	The BURST READ command is used to perform a synchronous burst read access. The first data is output after the number of clock cycles as defined by the programmed latency mode.
BURST WRITE	The BURST WRITE command is used to perform a synchronous burst write access. The point of time when the first data is written is indicated by the WAIT signal. It varies with the selected clock frequency and the occurrence of a refresh cycle.
SET CONTROL REGISTER	The control registers are loaded via the address inputs A19, A15 - A0 performing a single word burst. Please refer to the control register description for details. The SCR command can only be issued when the CellularRAM is in idle state and no bursts are in progress.
FETCH CONTROL REGISTER	The content of selected control register is loaded on DQ15 - DQ0 by performing this command like a single read burst. Please refer to the control register description for details. The FCR command can only be issued when the CellularRAM is in idle state and no bursts are in progress.
NO OPERATION	The NOP command is used to perform a no operation to the CellularRAM, which is selected ($\overline{CS} = 0$). Operations already in progress are not affected.
DESELECT	The DESELECT function prevents new commands from being executed by the CellularRAM. The CellularRAM is effectively deselected. I/O signals are put to high impedance state.
DPD	DPD stops all refresh-related activities and entire on-chip circuit operation. Current consumption drops below 25 μ A. Wake-up from DPD also requires 150 μ s to get ready for normal operation. The use of DPD mode for duration of no longer than 1ms is not allowed.

2 Functional Description

2.1 Power-Up and Initialization

The power-up and initialization sequence guarantees that the device is preconditioned to the user's specific needs. Like conventional DRAMs, the CellularRAM must be powered up and initialized in a predefined manner. V_{DD} and V_{DDQ} must be applied at the same time to the specified voltage while the input signals are held in "DESELECT" state ($\overline{CS} = \text{High}$).

After power on, an initial pause of 150 μs is required prior to the control register access or normal operation. Failure to follow these steps may lead to unpredictable start-up modes.

Please note the default operation mode after power up is the asynchronous SRAM I/F mode (see [Chapter 2.4](#)).




Figure 4 Power Up Sequence

2.2 Access To The Control Register Map

[Disclaimer]

Amax for 64Mbit CellularRAM is A21. A22 for 128Mbit density.

Write access to the control register map is enabled by applying the SCR command asserting the CRE-pin to high. In combination with CRE set to high, Pin A19 designates the operation to one of either control registers. Pin A19 set to low selects the Refresh Control Register (RCR), Pin A19 set to high addresses the Bus Configuration Register (BCR), while A18 is applied low.

Write and read access to the control registers is also available at S/W entry method. For details, please refer to [“Appendix : S/W Register Entry Mode \(“4-cycle method”\)” on Page 58.](#)




Figure 5 The two Control Registers (Write and Read access)

A22 is not shown in Figure 5. It has to be set to “0”.




Figure 6 Control Register Write (SCR) in Asynchronous command

Figure 6 shows SCR command in asynchronous way. CRE is asserted high and the op-code is loaded to the selected register via address bus. A19 selects either BCR (=1) or RCR (=0) while A18 is supplied low. ADV may be held low for entire operation, but CS has to start from high, goes low, then back to high to complete the cycle.




Figure 7 Control Register Read (FCR) in Asynchronous command

FCR command is introduced to this CellularRAM design so that the programmed content of the selected register can be checked. The timing diagram in Figure 7 is identical to asynchronous read operation except CRE state.




Figure 8 Control Register Write (SCR) in Synchronous Mode

SCR can be performed in synchronous way. CRE sampled high at rising edge of CLK initiates and completes the operation. Please note that WAIT goes deasserted after synchronous SCR command is decoded and \overline{CS} has to go high to complete the cycle before issuing new command.




Figure 9 Control Register Read (FCR) in Synchronous Mode

FCR in synchronous command is identical to a read burst of single-bit, but high CRE enables read access from the register, not from the memory array. Please note that WAIT goes deasserted after synchronous SCR command is decoded and \overline{OE} becomes low.

2.3 Refresh Control Register

The Refresh Control Register (RCR) allows to save stand-by power additionally by making use of the Partial-Array Self Refresh (PASR) and Deep Power Down (DPD) features. The Refresh Control Register is programmed via the Control Register Set command (with CRE = 1 and A19 = 0) and retains the stored information until it is reprogrammed or the device loses power. The field for the Temperature-Compensated Self Refresh (TCSR) is not in use since OCTS controls and adjusts refresh rate according to die temperature. Any setting of this field has no effect.

Please note that the RCR contents can only be set or changed when the CellularRAM is in idle state.

RCR

Refresh Control Register

(CRE, A19 = 10_B)

Amax-A20	A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	RS						0						PM	(TCSR)	DPD	0			PASR	

Field	Bits	Type ¹⁾	Description
RS	19	-	Register Select 0 set to 0 to select this RCR (= 1 to select BCR).
PM	7	wr	Page Mode Enable/Disable In asynchronous operation mode the user has the option to toggle A0 - A3 in a random way at higher rate (20 ns vs. 70 ns) to lower access times of subsequent reads with 16-word boundary. In synchronous mode this option has no effect. The max. page length is 16 words. Please note that as soon as page mode is enabled the \overline{CS} low time restriction applies. This means that the \overline{CS} signal must not be kept low longer than $t_{CSL} = 4 \mu s$. Please refer to Figure 23 . 0 page mode disabled (default) 1 page mode enabled
(TCSR)	[6:5]	NA	Temperature Compensated Self Refresh (Not in use) The 2-bit wide TCSR field is not in use. On-chip temperature sensor (OCTS) adjusts the refresh period according to the actual temperature of die. Since DRAM technology requires higher refresh rates at higher temperature this enables the device to lower power consumption in case of low or medium temperatures. All are reserved. Setting has no effect.
DPD	4	wr	Deep Power Down Enable/Disable The DPD control bit puts the CellularRAM device in an extreme low power mode cutting current consumption to less than 25 μA . Stored memory data is not retained in this mode. The settings of both control registers RCR and BCR are maintained during DPD. Please note that the use of DPD mode for duration of no longer than 1ms is strictly prohibited. 0 DPD enabled 1 DPD disabled (default)

Field	Bits	Type ¹⁾	Description
PASR	[2:0]	wr	<p>Partial Array Self Refresh</p> <p>The 3-bit PASR field is used to specify the active memory array. The active memory array will be kept periodically refreshed whereas the disabled parts will be excluded from refresh and previously stored data will get lost. The normal operation still can be executed in disabled array, but stored data is not guaranteed. This way the customer can dynamically adapt the memory capacity to one's need without paying a power penalty. Please refer to Figure 10.</p> <p>000 entire memory array (default) 001 lower 1/2 of the memory array (64 Mb) 010 lower 1/4 of the memory array (32 Mb) 011 lower 1/8 of the memory array (16 Mb) 100 zero 101 upper 1/2 of the memory array (64 Mb) 110 upper 1/4 of the memory array (32 Mb) 111 upper 1/8 of the memory array (16 Mb)</p>
Res	max-20, [18:8], 3	w	Reserved must be set to '0'

1) wr: write-read access

2.3.1 Partial Array Self Refresh (PASR)

By applying PASR the user can dynamically customize the memory capacity to one's actual needs in normal operation mode and standby mode. With the activation of PASR there is no longer a power penalty paid for the larger CellularRAM memory capacity in case only e.g. 16 Mbits are used by the host system.

Bit2 down to bit0 specify the active memory array and its location (starting from bottom or top memory location). The memory array outside the selected range is powered down immediately after the mode register has been programmed. Advice for the proper register setting including the address ranges is given in [Figure 10](#).




Figure 10 PASR Programming Scheme

PASR is effective in normal operation and standby mode as soon as it has been configured by register programming. Default setting is the entire memory array.

[Figure 11](#) shows an exemplary PASR configuration where it is assumed that the application uses max. 32 Mbit out of 128 Mbit.




Figure 11 PASR Configuration Example

2.3.2 Deep Power Down Mode

To put the device in deep power down mode, the DPD control bit must be asserted to low and \overline{CS} has to be pulled up and maintained high. Once set into this extreme low power mode current consumption is cut down to less than 25 μA until \overline{CS} goes low automatically resetting the DPD control bit to be disabled.

All internal voltage generators inside the CellularRAM are switched off and the internal self-refresh is stopped. This means that all stored memory information will be lost by entering DPD. Only the register values of BCR and RCR are kept valid during DPD.

A guard time of at least 150 μs has to be met where no commands beside a NOP must be applied to re-enter again standby or idle mode.

Figure 12 helps to overview how DPD mode is entered, maintained, then exited. DPD mode starts from the time when \overline{CS} is high and the DPD control bits is programmed to low (enabled). Then DPD exit is simply initiated by seeing \overline{CS} low resulting in automatic reset of the DPD control bit. The time when DPD mode is maintained should exceed 150 μs for proper operation of the CellularRAM.




Figure 12 DPD Entry and Exit

Table 7 compares several methods available to suppress the power consumption down to deep level. Since wake-up time is required for DPD, it is recommended to use PASR of zero range for relatively short duration in the mode. To chop completely off the residual power consumption, disconnecting the power supply from the device must be better.

Table 7 Timing Parameters for DPD Operation

Parameter	Symbol	9.6, 12.5, 15		Unit	Note
		Min.	Max.		
Duration of DPD operation	t_{DPD}	150	–	μS	–
DPD Exit Time	t_{DPDX}	10	–	μS	–
DPD Recovery Time	t_R	150	–	μS	–

2.3.3 Temperature Compensated Self Refresh (TCSR)

The setting of this register has no effect any longer due to the use of OCTS. Actual die temperature is measured and refresh rate is adjusted accordingly by OCTS.

2.3.4 Power Saving Potential in Standby When Applying PASR, TCSR or DPD

Table 8 demonstrates the currents in standby mode when PASR, TCSR or DPD is applied. TCSR is for reference only, since it reflects the reading of OCTS instead of external programming of the register.

The values in **Table 8** is not tested for all samples in every cases. For reference use only.


Table 8 Standby Currents When Applying PASR, TCSR or DPD

Operation Mode	Power Mode	PASR	RCR Control	Wake-Up Phase	Active Array	Standby [μ A]			
						85°	70°	45°	15°
NO OPERATION/ DESELECT	STANDBY	TCSR	No (OCTS)	–	–	85°	70°	45°	15°
		PASR	Bit2-0	–	Full	250	180	140	130
					1/2	170	140	120	120
					1/4	130	120	110	110
					1/8	115	110	105	100
0	100	100	100	100					
DPD	DEEP POWER DOWN	DPD	Bit4	~150 μ s	0	25.0		10.0	

2.3.5 Page Mode Enable/Disable

In asynchronous operation mode, the user has the option to enable page mode to toggle A0 - A3 in random way at higher cycle rate (20 ns vs. 70 ns) to lower access times of subsequent reads within 16-word boundary. Write operation is not supported in the manner of page mode access. In synchronous mode, this option has no effect. The max. page length is 16 words, so which A0 - A3 is regarded as page-mode address. If the access needs to cross the boundary of 16-word (any difference in A22 - A4), then it should start over new random access cycle by toggling \overline{CS} .

Please note that as soon as page mode is enabled the \overline{CS} low time restriction applies. This means that \overline{CS} signal must not be kept low longer than $t_{CSL} = 4 \mu$ s. Please refer to **Figure 23**.



2.4 Bus Control Register

The Bus Control Register (BCR) specifies the interface configurations. For the various configuration options please refer to the register description below. The Bus Control Register is programmed via the Control Register Set command (with CRE = 1 and A19 = 1) and retains the stored information until it is reprogrammed or the device loses power. Most of BCR fields are assigned to configure the CellularRAM in a proper way to operate in burst mode and there are some additions to 1st-generation CellularRAM such as fixed latency mode, 32-word burst, etc. Please note that the BCR contents can only be set or changed when the CellularRAM is in idle state.

Note: Bit 9 and bit 7 must be set to "0" for proper operation and setting of bit 6 has no effect.

BCR

Bus Control Register

(CRE, A19 = 11_B)

Amax-A20	A19	A18-A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	1	0	OM	Latency Mode/Code			WP	0	WC	0	X	IMP	BW	Burst Length				

Field	Bits	Type ¹⁾	Description
RS	19	-	Register Select 1 set to 1 to select this BCR (= 0 to select RCR).
OP-MODE (OM)	15	wr	Operation Mode The CellularRAM supports three different interface access protocols, <ul style="list-style-type: none"> • the SRAM-type protocol with asynchronous read and write accesses • the NOR-FLASH-type protocol with synchronous read and asynchronous write accesses • the FULL SYNCHRONOUS mode with synchronous read and synchronous write accesses Operating the device in synchronous mode maximizes bandwidth. The NOR-Flash type mode is the recommended mode for legacy baseband systems which are not able to run the synchronous write protocol. The OPMODE bit defines whether the device is operating in synchronous (fully or partially) mode or asynchronous mode. 0 NOR-FLASH-type mode read: synchronous burst mode write: asynchronous access mode 0 FULL SYNCHRONOUS mode read: synchronous burst mode write: synchronous burst mode The mode of write operation, NOR-FLASH or FULL SYNCHRONOUS, is adaptively detected, which means asynchronous write operation in NOR-FLASH mode can be performed while CLK is stopped at low. If a rising clock edge occurs within \overline{ADV} valid, FULL SYNCHRONOUS write is detected. Please refer to Figure 31 on Page 47 for asynchronous write and to Figure 34 on Page 50 for synchronous write. 1 SRAM-type mode (default) read: asynchronous access mode write: asynchronous access mode


Functional Description

Field	Bits	Type ¹⁾	Description
LM, LC	[14], [13:11]	wr	<p>Latency Mode / Code</p> <p>The latency is the number of CLK cycles from the burst_init command (the address valid strobe signal, \overline{ADV} sampled at positive edge of CLK) to either the CLK being able to sample 1st valid data output (read burst) or to write 1st valid data input to the memory (write). 1st-generation CellularRAM only offers “variable latency mode” which may assert more wait cycles than programmed in the register (LC: latency code) when the burst operation collides with on-going refresh. Due to variable number of wait states possible at this mode, the monitoring WAIT signal is mandatory to use. The CellularRAM now adds the support on “fixed latency mode” for the legacy system which does not monitor WAIT signal. The choice of the mode is done by bit. 14. The latency code defines the number of the latency and configured in bit. 13-11.</p> <p>Bit.14=0 (default, variable latency mode), Bit13-11 is; 010 Variable latency 2, max 66MHz CLK 011 Variable latency 3 (default), max 104MHz CLK Bit.14=1 (fixed latency mode), Bit13-11 is; 010 Fixed latency 2, max 33MHz CLK 011 Fixed latency 3, max 52MHz CLK 100 Fixed latency 4, max 66MHz CLK 101 Fixed latency 5, max 75MHz CLK 110 Fixed latency 6, max 104MHz CLK</p> <p><i>Note: All others reserved.</i></p>
WP	10	wr	<p>WAIT Polarity</p> <p>The WAIT polarity control bit allows the user to define the polarity of the WAIT output signal. The WAIT output line is used during a synchronous read burst to signal when the output data is invalid (WAIT is active).</p> <p>0 active low 1 active high (default)</p>
WC	8	wr	<p>WAIT Configuration</p> <p>The WAIT signal configuration control bit specifies whether the WAIT signal is asserted at the same time of the delay or whether it is asserted one clock cycle in advance to the data output or input.</p> <p>0 WAIT is asserted during the delay 1 WAIT is asserted one data cycle before the delay (default)</p>
IMP	[5:4]	wr	<p>Output Impedance</p> <p>For adaptation to different system characteristics the output impedance can be configured.</p> <p>00 Full drive strength of 25~30 Ω impedance 01 Half drive strength of 50 Ω impedance (default) 10 Quarter drive strength of 100 Ω impedance</p>
BW	3	wr	<p>Burst Wrap</p> <p>The burst wrap control bit defines whether there is a wrap around within a burst access or not. In case of fixed 8-word burst length, this means that after word7, word0 is going to be output in wrap mode.</p> <p>In case of continuous burst mode the internal address counter will wrap from the last address, 7FFFFFF_H to 000000_H regardless of the setting.</p> <p>Please note this setting is applied to both read and write burst.</p> <p>0 wrap 1 no wrap (default)</p>

Field	Bits	Type ¹⁾	Description
BL	[2:0]	wr	Burst Length Via the burst length field the user can select between fixed burst lengths of 4, 8, 16, 32, or any arbitrary burst length <u>until it reaches the end of row</u> by choosing the continuous mode option. In continuous mode the burst length is controlled by the active low period of the control lines \overline{CS} . Please note this setting is applied to both read and write burst. 001 4-word burst 010 8-word burst 011 16-word burst 100 32-word burst 111 continuous (default) <i>Note: All others reserved.</i>
Res	21, 20, [18:16], 14, 9, 7, 6, 4	-	Reserved must be set to '0' except Bit.6 which has no effect by setting.

1) wr: write-read access

Bus Control Register (BCR)



(note) All address fields not shown must be set to "0" setting of bit.6 has no effect

2.4.1 Latency Mode / Code

The latency code defines the number of clock cycles which pass before the first output data is valid within a read burst access (counting from the clock edge where \overline{ADV} was detected low) or the first data input becomes valid within a write burst access. The invalid state on DQ pins is indicated by asserting WAIT signal active, so that the latency equals to the number of wait states.

2.4.1.1 Variable latency mode

2 latency modes are supported in this design - Variable or Fixed. In variable latency mode, compatible to first-generation CellularRAM, the latency code programmed in BCR represents only the minimum latency of the CellularRAM, since the latency may be extended (means more wait states) if the burst collides with on-going self refresh operation. The wrap-off burst or continuous burst may continue across the row boundary (each row has

256-word size, coupled to every address of FF_H). Since boundary crossing is not supported in CellularRAM 1.5G, the controller has to manage such a case by either terminating the ongoing burst at the end of row or issuing new burst command to continue with designated address location. Refer to “[End-of-Row Condition](#)” on Page 30 for more details.

The programmed latency code is only based on the case of new burst_init command from all precharged memory (usually \overline{CS} toggling from high to low) when no refresh operation is performed. Variable latency mode is capable of offering higher CLK frequency at the given latency code. For example, latency code of 3 in variable latency can operate the CellularRAM at max 104MHz CLK, but the same code in fixed latency only upto 52MHz.

This unpredictable nature of latency code makes the monitoring of WAIT signal mandatory, since only WAIT signal can inform when the valid data is present.




Figure 13 Variable Latency Mode - Functional Diagram (Lat=2, Variable, WC=0 shown)

2.4.1.2 Fixed latency mode

In the contrast to variable latency mode, the fixed latency mode guarantees that the initial latency of any burst operation always equals to the code programmed in BCR whether on-going refresh is in place or not. The latency code is derived from the longest path of the delay which includes refresh operation and initial burst access. Therefore, the fixed latency limits CLK frequency lower than the same latency of variable latency mode (52MHz Vs. 104MHz at latency code = 3). The row boundary crossing is **not permitted**. The number of inserted wait cycles, which is the latency code, increases along with the input clock frequency. Please refer to [Table 9](#) for the proper setting.

Table 9 Latency Mode / Code Configuration

Latency Mode	Latency Code	Max. Input Clock Frequency [MHz]		
		-9.6	-12.5	-15
Variable (Bit.14=0) (default)	2	66	66	40
	3	104	80	66
	all others	reserved	reserved	reserved

Table 9 Latency Mode / Code Configuration (cont'd)

Latency Mode	Latency Code	Max. Input Clock Frequency [MHz]		
		-9.6	-12.5	-15
Fixed (Bit.14=1)	2	33	33	20
	3	52	52	33
	4	66	66	40
	5	75	75	52
	6	104	80	66
	all others	reserved	reserved	reserved




Figure 14 Latency Code - Functional Diagram

2.4.1.3 Burst Write always produces fixed latency

The monitoring of WAIT for a write burst may become blocking point to the system upgrading CLK frequency. Unlike WAIT is used to indicate valid data output on DQ pins from the CellularRAM can be sampled at the controller during a read burst, the controller has to drive next data input onto DQ pins in time once WAIT is deasserted.

To address this concern, the CellularRAM in this design offers fixed latency always for a write burst though latency mode bit is configured in variable latency (BCR.bit14=0). The fixed latency behavior of a write burst while read burst in variable latency mode applies to burst_init situation. The controller has to observe maximum t_{CSL} (= 4 μ s) in case a write burst continues over long bursts. As discussed in **“Burst Interrupt operation” on Page 30**, burst interrupt operation while \overline{CS} being held low is another case which can not schedule refresh operation properly, so that t_{CSL} (= 4 μ s) limitation also applies.

On the other hand, if BCR.bit14 is set to “1”, the CellularRAM operates in fixed latency mode. The latency for a write burst, of course, is fixed at burst_init command. Burst interrupt operation while \overline{CS} being held low is the case which can not schedule refresh operation properly, so that t_{CSL} (= 4 μ s) limitation applies.

2.4.1.4 Burst Interrupt operation

When any burst is complete or needs to be terminated to start new burst, bringing \overline{CS} high and back low in next clock cycle is usual and recommended. Burst interrupt is referred to the case when the on-going burst is terminated by newly issued burst_init command without toggling \overline{CS} . In case of doing this, special care has to be taken to avoid any malfunction of CellularRAM.

In any case, the burst interrupt is prohibited until burst_init command completes the first valid data cycle (first data output or first data input cycle) as shown in Figure 15. At new burst_init command, DQ pins go into high-Z if on-going burst is a read. In case of write burst being interrupted, the data input is masked, not updated to the memory location.




Figure 15 Burst Interrupt after Burst_init command

(1) In variable latency mode;

Read burst works at variable latency, but write burst has to meet fixed latency requirement. Unlike normal burst_init situation from precharged memory, burst interrupt by a write burst does not schedule refresh operation.

- On-going read or write burst can be interrupted by a read burst. Refresh is taken in place if needed, but additional wait cycles are added to the latency for a read burst.
- On-going read or write burst can be interrupted by a write burst. Refresh is never scheduled in this case. \overline{CS} low time being engaged with the interrupt by write burst should not exceed maximum t_{CSL} (= 4 μ s).

(2) In fixed latency mode;

The fixed latency mode is designed to completely guarantee the refresh operation at burst_init situation from the precharged memory (from \overline{CS} high). However, any burst interrupt while \overline{CS} is held low can not guarantee proper refresh operation in fixed latency mode.

Maximum t_{CSL} (= 4 μ s) limit should be observed for any burst operation whether it is interrupted or not.

2.4.1.5 End-of-Row Condition

The CellularRAM in this design has the row size of 256-word, so that boundary between adjacent rows (= end of row) takes place at every address of FF_H (FF_H, 1FF_H, 2FF_H, ..). If the burst operation continues over the boundary when it is in continuous burst mode or wrap-off burst advances, the controller should take care of it when the ongoing burst reaches the end of row. It may do terminate ongoing burst or issue new burst_init command of next row or random location different from next address. WAIT pin indicates when the ongoing burst meets the end of row condition.

Note: If the controller can do nothing with the ongoing burst at the end of row, the row boundary crossing operation will occur so that WAIT goes de-asserted back with valid next data after a few clock cycles. Monitoring WAIT

is mandatory in this case, since the CellularRAM from different vendors may have not identical behavior as to row boundary crossing. Please contact factory for advice.

The end of row condition can be detected by tracking the address of ongoing burst, of course. Since the row size may be different over the vendors, it is available to read out the row size through accessing device ID register (DIDR). Please refer to “[Device ID Register \(DIDR\)](#)” on Page 34 for details.

Figure 16 depicts WAIT timing and recommended operation when the burst advances to the end of row.




Figure 16 WAIT Timing and Recommended Operation at the End of Row

2.4.2 Read Burst Configurations/Sequences

The numbers of words that are accessed during a burst is defined by the burst length field which is programmed in the Bus Control Register. The user can either program fixed burst lengths of 4-, 8-, 16-, or 32-words or operate the device in continuous mode operation. The burst start address is latched by \overline{ADV} set to low at burst_init command time. An internal address counter then increments automatically the address with respect to the programmed burst length.

Continuous burst operation offers arbitrary length of burst until it reaches the end of row. In other words, unlike with fixed burst lengths, a continuous burst goes on until it is actively terminated by bringing \overline{CS} to high.

The wrap mode option specifies whether the burst address overflows and restarts at address $\overline{0}$ (A4 - A0) or keeps incrementing. For the several possible burst sequences please refer to [Table 10](#).

Table 10 Burst Sequences

Burst Length	Starting Address (A4 A3 A2 A1 A0)	Sequential Burst Addressing Scheme (decimal)	
		Wrap On	Wrap Off ¹⁾
4	xxx00	0 1 2 3	0 1 2 3
	xxx01	1 2 3 0	1 2 3 4
	xxx10	2 3 0 1	2 3 4 5
	xxx11	3 0 1 2	3 4 5 6
8	xx000	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	xx001	1 2 3 4 5 6 7 0	1 2 3 4 5 6 7 8
	xx010	2 3 4 5 6 7 0 1	2 3 4 5 6 7 8 9

	xx101	5 6 7 0 1 2 3 4	5 6 7 8 9 10 11 12
	xx110	6 7 0 1 2 3 4 5	6 7 8 9 10 11 12 13
	xx111	7 0 1 2 3 4 5 6	7 8 9 10 11 12 13 14
16	x0000	0 1 2 ... 13 14 15	0 1 2 ... 13 14 15
	x0001	1 2 3 ... 14 15 0	1 2 3 ... 14 15 16
	x0010	2 3 4 ... 15 0 1	2 3 4 ... 15 16 17

	x1101	13 14 15 ... 10 11 12	13 14 15 ... 26 27 28
	x1110	14 15 0 ... 11 12 13	14 15 16 ... 27 28 29
	x1111	15 0 1 ... 12 13 14	15 16 17 ... 28 29 30
32	00000	0 1 2 ... 29 30 31	0 1 2 ... 29 30 31
	00001	1 2 3 ... 30 31 0	1 2 3 ... 30 31 32
	00010	2 3 4 ... 31 0 1	2 3 4 ... 31 32 33

	11101	29 30 31 ... 26 27 28	29 30 31... 58 59 60
	11110	30 31 0 ... 27 28 29	30 31 32... 59 60 61
	11111	31 0 1 ... 29 30 31	31 32 33... 60 61 62
Continuous ¹⁾	n	Cn, Cn+1, Cn+2, ... Cmax ²⁾ (default, write burst)	

1) Wrap-off burst goes up to the end of row.

2) Cmax = end of row

2.4.3 WAIT Signal in Synchronous Burst Mode

The WAIT signal is used in synchronous burst read mode to indicate to the host system when the output data is invalid. Periods of invalid output data within a burst access might be caused either by first access delays, or by self-refresh cycles.

To match with the Flash interfaces of different microprocessor types the polarity and the timing of the WAIT signal can be configured. The polarity can be programmed to either active low or active high logic. The timing of the WAIT signal can be adjusted as well. Depending on the BCR setting the WAIT signal will be either asserted at the same time the data becomes invalid or it will be set active already one clock period in advance.

In asynchronous read mode including page mode, the WAIT signal is not used but always stays asserted as BCR.bit 10 is specified. In this case, system should ignore WAIT state, since it does not reflect any valid information of data output status.




Figure 17 WAIT Function by configuration (WC) - Lat=2, WP=0

2.4.4 Output Impedance

According to the setting of BCR.bit 4 and bit5, the output drive strength can be adjusted to full, one-half, or one-quarter strength. The choice must depend on loading condition of DQ bus and speed requirement of the system. Reduced-drive strength on very heavily loaded bus will slow down the speed too much, while full drive strength on the bus of relatively light loading will result in unacceptable noise. Please refer to [Table 11](#) for general guidance of proper selection of output drive strength.

Table 11 Output Impedance

BCR.bit <5:4>	Drive Strength	Impedance Typ. (Ohm) ¹⁾	Use Recommendation
00 _B	Full	25~30	C _L = 30pF or heavier
01 _B (default)	1/2	50~60	C _L = 15pF to 30pF AC test load for spec parameters
10 _B	1/4	100~120	C _L = 15pF or lighter

1) The value is for reference only. Not all samples tested. Refer to IBIS model for accurate I-V characteristics.

2.5 Self-Refresh

The CellularRAM relieves the host system from triggering and commanding refresh-operations like it is the case with conventional DRAMs by performing automatic self-refresh. Self-refresh operations are autonomously scheduled and performed by the CellularRAM device.

2.6 Device ID Register (DIDR)




Figure 18 Device ID Register (DIDR) Mapping

Device ID register offers the way the user can check manufacturer's ID (5-bit), spec-compliance generation of CellularRAM (3-bit), density (3-bit), design version (4-bit), and page size (1-bit) information.

This is read-only register, so that SCR command has no effect to the content of DIDR. A18 input has to be applied HIGH to select DIDR at FCR command timing when CRE-controlled is used (Figure 7 and Figure 9).

DIDR

Device ID Register (CRE, A18 = 11_B)

A18		bit15	bit14	bit13	bit12	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
1		PS	Design Version			Density			Generation			Manufacturer's ID					
		Page size	Design Version			Density			Spec_Gen			Manufacturer's ID					
			0000 _B : A 0001 _B : B and so on			011 _B : 128M			010 _B : 1.5			00010 _B : Infineon					

(Read-only register)

For bit 15 of page size, please ignore the readout in case that the information is not needed.

2.7 Consideration on Address Skew

It is understood that the skew among multiple address lines is unavoidable. However, the amount of it has to be well controlled for proper device operation.




Figure 19 Timing Diagram of Address Skew

As depicted in [Figure 19](#), 3 parameters have to be met to avoid any malfunction of the device. Any valid address input when all active control signals - \overline{CS} , \overline{UB} , \overline{LB} , and \overline{ADV} become low has to meet t_{RC} .

Table 12 Timing Parameters - Address Skew

Parameter	Symbol	9.6, 12.5		15		Unit	Note
		Min.	Max.	Min.	Max.		
Read cycle time	t_{RC}	70	–	85	–	ns	–
Address skew window	t_{SKEW}	–	10	–	10	ns	–
Address set-up to the last active control signal low	t_{ASCL}	-10	–	-10	–	ns	–
Address hold from the first active control signal high	t_{CHAH}	0	–	0	–	ns	1, 2

Note: 1. In case of \overline{ADV} latching the address, this parameter is not applied.

Note: 2. In page read mode, 0ns is required for this parameter in case that inter-page address, A4 and higher change.

2.8 SRAM-Type Mode

[Disclaimer]

Amax for 64Mbit CellularRAM is A21. A22 is for 128Mbit density. WAIT signal is shown in the selected timing diagrams for the case of WP=0 (active low) though it is not default state.

In SRAM-type mode, the CellularRAM applies asynchronous SRAM protocol to perform read and write accesses.

2.8.1 Asynchronous Read

After power-up the CellularRAM operates per default in asynchronous SRAM-type mode. The synchronous clock line, CLK has to be held low, while address latch signal, \overline{ADV} can be held low for entire read and write operation in this mode or toggled to latch valid address input (refer to “Asynchronous Write with Address Latch (ADV) Control” on Page 47 for detailed timing diagram and parameters as to toggling \overline{ADV}). **WAIT is asserted as BCR. Bit 10 is programmed during \overline{CS} low time, so that the controller should ignore WAIT during asynchronous mode operation.** (not shown in all timing diagrams)

Reading from the device in asynchronous mode is accomplished by asserting the Chip Select (\overline{CS}) and Output Enable (\overline{OE}) signals to low while forcing Write Enable (\overline{WE}) to high. If the Upper Byte (\overline{UB}) control line is set active low then the upper word of the addressed data is driven on the output lines, DQ15 to DQ8. If the Lower Byte (\overline{LB}) control line is set active low then the lower word of the addressed data is driven on the output lines, DQ7 to DQ0.

The access time is determined by the triggering input - slowest one in low-going transition - in combination with access timing parameters among valid address (t_{AA}), \overline{CS} (t_{CO}), \overline{OE} (t_{OE}), \overline{UB} or \overline{LB} (t_{BA}), or \overline{ADV} (t_{AADV}).




Figure 20 Asynchronous Read - Address Controlled ($\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} and/or $\overline{LB} = V_{IL}$, $\overline{CRE} = V_{IL}$, $\overline{ADV} = V_{IL}$)




Figure 21 Asynchronous Read ($\overline{WE} = V_{IH}$, $\overline{CRE} = V_{IL}$)




Figure 22 Asynchronous Control Register Read

2.8.2 Page Mode

If activated by RCR.Bit7 page mode allows to toggle the four lower address bits (A3 to A0) to perform subsequent random read accesses (max. 16-words by A3 - A0) at much faster speed than 1st read access. Page mode operation supports only read access in CellularRAM. As soon as page mode is activated, \overline{CS} low time restriction (t_{CSL}) applies. It is recommended to bring \overline{CS} high and back low to access different page. Therefore the usage of page mode is only recommended in systems which can respect this limitation. \overline{ADV} has to be held low for entire page operation.

WAIT is always asserted as BCR. Bit 10 is programmed as to \overline{CS} low time, so that the controller should ignore WAIT during asynchronous mode operation. (not shown in the timing diagrams)




Figure 23 Asynchronous Page Read Mode ($CRE = V_{IL}$, $\overline{ADV} = V_{IL}$)

Table 13 Timing Parameters - Asynchronous Read

Parameter	Symbol	9.6, 12.5		15		Unit	Notes
		Min.	Max.	Min.	Max.		
Read cycle time	t_{RC}	70	–	85	–	ns	–
Address access time	t_{AA}	–	70	–	85	ns	–
\overline{ADV} access time	t_{AADV}	–	70	–	85	ns	–
Page address cycle time	t_{PC}	20	–	25	–	ns	–
Page address access time	t_{PAA}	–	20	–	25	ns	–
Output hold from address change	t_{OH}	5	–	6	–	ns	–
Chip select access time	t_{CO}	–	70	–	85	ns	–
\overline{UB} , \overline{LB} access time	t_{BA}	–	70	–	85	ns	–
\overline{OE} to valid output data	t_{OE}	–	20	–	25	ns	–
Chip select pulse width low time	t_{CSL}	–	4	–	4	μ s	–
Chip select to output active	t_{LZ}	6	–	6	–	ns	–
Chip select disable to high-Z output	t_{HZ}	–	8	–	8	ns	–
\overline{UB} , \overline{LB} enable to output active	t_{BLZ}	6	–	6	–	ns	–
\overline{UB} , \overline{LB} disable to high-Z output	t_{BHZ}	–	8	–	8	ns	–
Output enable to output active	t_{OLZ}	3	–	3	–	ns	–
Output disable to high-Z output	t_{OHZ}	–	8	–	8	ns	–
\overline{CS} high time when toggling	t_{CPH}	10	–	15	–	ns	–
\overline{UB} , \overline{LB} high time when toggling	t_{BPH}	10	–	15	–	ns	–
CRE setup time to Chip Select low	t_{CRS}	0	–	0	–	ns	–
\overline{CS} low to WAIT valid	t_{CWT}	1	7.5	1	7.5	ns	–
\overline{CS} high to WAIT high-Z	t_{WZ}	0	8	0	8	ns	–

Note: The AC parameter is measured with default drive strength, 1/2.

2.8.3 Asynchronous Write

[Disclaimer]

Amax for 64Mbit CellularRAM is A21. A22 is for 128Mbit density. WAIT signal is shown in the selected timing diagrams for the case of WP=0 (active low) though it is not default state.

Writing to the device in asynchronous SRAM mode is accomplished by asserting the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) signals to low. \overline{ADV} can be used to latch the address (refer to **“Asynchronous Write with Address Latch (ADV) Control”** on Page 47 for detailed timing diagram and parameters as to toggling \overline{ADV}) or simply held low for entire write operation. If the Upper Byte (\overline{UB}) control line is set active low then the upper word (DQ15 to DQ8) of the data bus is written to the specified memory location. If the Lower Byte (\overline{LB}) control line is set active low then the lower word (DQ7 to DQ0) of the data bus is written to the specified memory location. Write operation takes place when either one or both \overline{UB} and \overline{LB} is asserted low. The data is latched by the rising edge of either \overline{CS} , \overline{WE} , or $\overline{UB}/\overline{LB}$ whichever signal comes first.

WAIT is always asserted as BCR. Bit 10 is programmed as to \overline{CS} low time, so that the controller should ignore WAIT during asynchronous mode operation. (not shown in all timing diagrams)




Figure 24 Asynchronous Write - \overline{WE} Controlled ($\overline{OE} = V_{IH}$ or V_{IL} , CRE = V_{IL})




Figure 25 Asynchronous Write - \overline{CS} Controlled ($\overline{OE} = V_{IH}$ or V_{IL} , CRE = V_{IL})




Figure 26 Asynchronous Write - \overline{UB} , \overline{LB} Controlled ($\overline{OE} = V_{IH}$ or V_{IL} , $CRE = V_{IL}$)

The programming of control register in SRAM-type mode is performed in the similar manner as asynchronous write except CRE being held high during the operation. Note that CRE has to meet set-up (t_{CRS}) and hold time (t_{CRH}) of valid state (= High) in reference to \overline{WE} falling and rising edge, respectively. ADV may be kept low for entire operation. \overline{CS} should toggle at the end of the operation to get ready for following access.




Figure 27 Asynchronous Write to Control Register ($\overline{OE} = V_{IH}$ or V_{IL})

Table 14 Timing Parameters - Asynchronous Write

Parameter	Symbol	9.6, 12.5		15		Unit	Notes
		Min.	Max.	Min.	Max.		
Write cycle time	t_{WC}	70	–	85	–	ns	–
Address (incl. CRE) set-up time	t_{AS}	0	–	0	–	ns	–
Address valid to end of write	t_{AW}	70	–	85	–	ns	–
Write recovery time	t_{WR}	0	–	0	–	ns	–
Chip select pulse width low time	t_{CSL}	–	4	–	4	μ s	–
Chip select to end of write	t_{CW}	70	–	85	–	ns	–
ADV setup to end of write	t_{VS}	70	–	85	–	ns	–
Byte control valid to end of write	t_{BW}	70	–	85	–	ns	–
Write pulse width	t_{WP}	45	–	55	–	ns	–
Write pulse pause	t_{WPH}	10	–	15	–	ns	–
\overline{CS} high time when toggling	t_{CPH}	10	–	15	–	ns	–
\overline{UB} , \overline{LB} high time when toggling	t_{BPH}	10	–	15	–	ns	–
Write to output disable	t_{WHZ}	–	8	–	10	ns	–
End of write to output enable (\overline{OE} = low)	t_{OW}	5	–	5	–	ns	–
Write data setup time	t_{DS}	20	–	25	–	ns	–
Write data hold time	t_{DH}	0	–	0	–	ns	–
CRE setup time to Chip Select low	t_{CRS}	0	–	0	–	ns	–
CRE hold time from \overline{WE} high	t_{CRH}	0	–	0	–	ns	–
\overline{CS} low to WAIT valid	t_{CWT}	1	7.5	1	7.5	ns	–
\overline{CS} high to WAIT high-Z	t_{WZ}	0	8	0	8	ns	–

Note: The AC parameter is measured with default drive strength, 1/2.

2.9 NOR-Flash-Type Mode

[Disclaimer]

Amax for 64Mbit CellularRAM is A21. A22 is for 128Mbit density.

In NOR-Flash mode the CellularRAM applies the NOR-Flash protocol to perform read and write accesses to the memory. Read accesses can be executed in synchronous burst mode, while write accesses are executed in asynchronous mode using \overline{ADV} as address latch strobe signal.

2.9.1 Synchronous Read Mode

[Disclaimer]

WAIT signal of all synchronous timings below is shown in the case of $WC=0$ (at delay) and $WP=0$ (active low) though it is not default state.

Detailed description about burst operation including latency mode/code, BL, Wrap, WAIT function, etc. is available in “[Bus Control Register](#)” on Page 25. Proper setting of BCR has to be preceded to any burst operation.

In synchronous read mode all operations are referred to the rising clock signal edge. Refresh cycles or row boundary crossings are indicated by the WAIT output signal which stalls the processor for this period. Row boundary crossing is not permitted in case of $BCR.bit14 = 1$ (fixed latency mode).




Figure 28 Synchronous Read Burst ($CRE = V_{IL}$)

2.9.2 Burst Suspend

While in synchronous burst operation, the bus interface may need to be assigned to other memory transaction sharing the same bus. Burst suspend mode is used to fulfill this operation. Keeping \overline{CS} low (WAIT stays asserted indicating valid data output on DQ pins, though they are tri-stated), burst suspend can be initiated with halted CLK. CLK can stay at either high or low state.

As specified, duration of keeping \overline{CS} low can not exceed t_{CSL} maximum, which is 4 μ s, so that internal refresh operation is able to run properly. In this event of exceeding t_{CSL} maximum, termination of burst by bringing \overline{CS} to high is strongly recommended instead of using burst suspend mode, then reissuing of the discontinued burst command is required.




Figure 29 Burst Suspend ($CRE = V_{IL}$)

2.9.3 Synchronous Control Register Read

The content of RCR, BCR, or RIDR is readable via DQ pins by CRE-controlled FCR command. A19 and A18 selects the register to be accessed. It is identical to single-bit read access in burst operation, but the latency is always the same as being programmed in BCR, though it is in variable latency mode. Refresh is not performed during burst_init phase of this command, so that \overline{CS} should not exceed $t_{CSL,max}$ limit.




Figure 30 Synchronous Control Register Read

In the timing diagram, the timing between CRE and \overline{WE} has to be carefully controlled since the overlap of CRE high and \overline{WE} low may accidentally program the control register. Asynchronous command of operation is still valid when the synchronous command is prepared. Please avoid the time when both CRE high and \overline{WE} low is met.

In the same manner, the time when both \overline{CS} and \overline{WE} low has to be avoided at the set up of synchronous read command for normal burst or control register access to avoid accidental asynchronous write operation.

Table 15 Timing Parameters - Synchronous Read Burst

Parameter		Symbol	9.6		12.5		15		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
Clock period frequency (Variable latency)	Lat = 3	f_{CLK3V}	–	104	–	80	–	66	MHz	–
	Lat = 2	f_{CLK2V}	–	66	–	66	–	40	MHz	–
Clock period (Variable latency)	Lat = 3	t_{CLK3V}	9.6	–	12.5	–	15	–	ns	–
	Lat = 2	t_{CLK2V}	15	–	15	–	25	–	ns	–
Clock period frequency (Fixed latency)	Lat = 6	f_{CLK6F}	–	104	–	80	–	66	MHz	–
	Lat = 5	f_{CLK5F}	–	75	–	75	–	52	MHz	–
	Lat = 4	f_{CLK4F}	–	66	–	66	–	40	MHz	–
	Lat = 3	f_{CLK3F}	–	52	–	52	–	33	MHz	–
	Lat = 2	f_{CLK2F}	–	33	–	33	–	20	MHz	–
Clock period (Fixed latency)	Lat = 6	t_{CLK6F}	9.6	–	12.5	–	15	–	ns	–
	Lat = 5	t_{CLK5F}	13.3	–	13.3	–	19.2	–	ns	–
	Lat = 4	t_{CLK4F}	15	–	15	–	25	–	ns	–
	Lat = 3	t_{CLK3F}	19.2	–	19.2	–	30	–	ns	–
	Lat = 2	t_{CLK2F}	30	–	30	–	50	–	ns	–
Clock high time		t_{CKH}	3	–	4	–	5	–	ns	–
Clock low time		t_{CKL}	3	–	4	–	5	–	ns	–
Clock rise/fall time		t_T	–	1.6	–	1.8	–	2	ns	–
Input setup time to CLK (except \overline{CS})		t_{SP}	3	–	4	–	5	–	ns	–
Input hold time from CLK		t_{HD}	2	–	2	–	2	–	ns	–
\overline{ADV} pulse width low		t_{VP}	5	–	6	–	7	–	ns	–
Burst read 1 st access delay from CLK		t_{ABA}	–	36	–	39	–	56	ns	1)
\overline{CS} low setup to CLK		t_{CSS}	3	–	4	–	5	–	ns	–
Chip select pulse width low time		t_{CSL}	–	4	–	4	–	4	μs	–
\overline{CS} pulse width high		t_{CBPH}	5	–	6	–	8	–	ns	–
\overline{OE} or $\overline{LB}/\overline{UB}$ low to output low-Z		t_{OL}	3	–	3	–	3	–	ns	–
\overline{CS} , \overline{OE} , or $\overline{LB}/\overline{UB}$ high to output high-Z		t_{OD}	0	8	0	8	0	8	ns	–
\overline{OE} low to output delay		t_{AOE}	–	20	–	20	–	25	ns	–
\overline{CS} low to WAIT valid		t_{CWT}	1	7.5	1	7.5	1	7.5	ns	–
\overline{CS} high to WAIT high-Z		t_{WZ}	0	8	0	8	0	8	ns	–
CLK to WAIT valid		t_{WK}	–	7	–	9	–	11	ns	–
CLK to output delay		t_{ACK}	–	7	–	9	–	11	ns	–
Output hold from CLK		t_{KOH}	2	–	2	–	2	–	ns	–

1) This is based on the use of variable latency. In case of refresh collision to the first access, more WAIT cycles will be added.

Note: The AC parameter is measured with default drive strength, 1/2.

2.9.4 Asynchronous Write with Address Latch (ADV) Control

In asynchronous write mode, the synchronous clock is switched off and CLK has to be held low. The access protocol is shown with \overline{ADV} -latching scheme and it can be applied to write operation in SRAM-type mode.

WAIT is always asserted as BCR. Bit 10 is programmed as to \overline{CS} low time, so that the controller should ignore WAIT during asynchronous mode operation.




Figure 31 Asynchronous Write with Address Latch (\overline{ADV}) Control (followed by single-burst read)




Figure 32 Asynchronous Write with Address Latch (\overline{ADV}) Control

Asynchronous write operation may be executed in a conjunction with a read burst operation. Bringing \overline{CS} high is recommended to stop a read burst if it is on-going.

Functional Description

However it is allowed to let asynchronous write operation follow a read burst while \overline{CS} is held low and CLK is stopped at low. By \overline{ADV} being pulled low with valid write timing as in [Figure 32](#), asynchronous write operation can be done. Please note that the on-going burst is terminated before write operation is initiated when \overline{ADV} goes low. The programming of control register in NOR-Flash-type mode is performed in the similar manner as asynchronous write with \overline{ADV} control except CRE being held high during the code input operation. Note that CRE has to meet set-up (t_{CRS}) and hold time (t_{CRH}) of valid state (= High) in reference to \overline{ADV} rising edge. \overline{ADV} may be kept low for entire operation or go high to latch valid control register information at its rising edge.




Figure 33 Asynchronous Write To Control Register in NOR-Flash Mode

Table 16 Timing Parameters - Asynchronous Write With \overline{ADV} Control

Parameter	Symbol	9.6, 12.5		15		Unit	Notes
		Min.	Max.	Min.	Max.		
\overline{WE} high to CLK valid	t_{CKA}	25	–	35	–	ns	–
Write cycle time	t_{WC}	70	–	85	–	ns	–
Address setup time to write start	t_{AS}	0	–	0	–	ns	–
Address setup to \overline{ADV} high	t_{AVS}	5	–	5	–	ns	–
Address hold from \overline{ADV} high	t_{AVH}	2	–	2	–	ns	–
Address to end of write	t_{AW}	70	–	85	–	ns	–
\overline{ADV} pulse width low	t_{VP}	5	–	7	–	ns	–
\overline{ADV} low hold time for \overline{CS} low	t_{CVP}	7	–	7	–	ns	–
\overline{ADV} setup to end of write	t_{VS}	70	–	85	–	ns	–
\overline{CS} to end of write	t_{CW}	70	–	85	–	ns	–
$\overline{UB}/\overline{LB}$ to end of write	t_{BW}	70	–	85	–	ns	–
Write pulse width low	t_{WP}	45	–	55	–	ns	–
Write pulse width high	t_{WPH}	10	–	15	–	ns	–
\overline{CS} high time (synch_read)	t_{CBPH}	5	–	8	–	ns	–
\overline{CS} high time (asynch_write, mixed)	t_{CPH}	10	–	15	–	ns	–
Write recovery time	t_{WR}	0	–	0	–	ns	1
Data setup to \overline{WE} high	t_{DS}	20	–	25	–	ns	–
Data hold from \overline{WE} high	t_{DH}	0	–	0	–	ns	–
CRE setup to \overline{ADV} high	t_{CRS}	5	–	5	–	ns	–
CRE hold from \overline{ADV} high	t_{CRH}	2	–	2	–	ns	–
WAIT valid from \overline{CS} low	t_{CWT}	1	7.5	1	7.5	ns	–
\overline{CS} high to WAIT high-Z	t_{WZ}	0	8	0	8	ns	–
Chip select pulse width low time	t_{CSL}	–	4	–	4	μ s	–

Note: 1. t_{WR} is valid only when \overline{ADV} latch of address does not take place until the end of write.

Note: The AC parameter is measured with default drive strength, 1/2.

2.10 Synchronous Mode

[Disclaimer]

Amax for 64Mbit CellularRAM is A21. A22 is for 128Mbit density.

WAIT signal of all synchronous timings below is shown in the case of WC=0 (at delay) and WP=0 (active low) though it is not default state.

Detailed description about burst operation including latency mode/code, BL, Wrap, WAIT function, etc. is available in **“Bus Control Register” on Page 25**. Proper setting of BCR has to be preceded to any burst operation.

In synchronous mode, read and write operations are synchronized to the clock. Refresh cycles or row boundary crossings are indicated to the host system by asserting the WAIT signal which in turn stalls the processor. Row boundary crossing is not permitted in fixed latency mode setting (BCR.bit14 = 1). WAIT polarity, WAIT timing, synchronicity to the falling/rising clock edge, the burst length and further options are user configurable and can be programmed via the bus configuration register (BCR).

2.10.1 Synchronous Read Mode Including Burst Suspend

Refer to **Section 2.9.1** and **Section 2.9.2**. All the timing and parameters are same as described in read operation for NOR-Flash-Type mode.

2.10.2 Synchronous Write Mode

In synchronous write mode, \overline{UB} and \overline{LB} are used as byte control of data input mask. At the rising edge of CLK, their state is sampled and determined whether the coupled byte (DQ15-8 for \overline{UB} and DQ7-0 for \overline{LB}) is updated by input data. Proper set-up time and hold time to CLK should be met. As discussed in **Section 2.4.1.3**, synchronous burst write always works with fixed latency concept, therefore, t_{CSL} maximum, which is 4 μ s, has to be observed.




Figure 34 Synchronous Write Burst (CRE = V_{IL})

Functional Description

t_{KADV} has to be observed to ensure the completion of write operation and recovery. This parameter defines the time required from the last data-in to new burst start. t_{KADV} applies to only when the new burst_init command is either write burst in variable latency mode or read burst in fixed latency mode so that the refresh operation is properly performed in case. This parameter does not apply to the burst interrupt case when \overline{CS} stays low.

Though maximum of t_{CSS} is not specified when a write burst command is asserted, it is strongly recommended not to exceed it 20ns. However, in case of longer, extended t_{CSS} timing being in use, the special care has to be taken to the address line update as to \overline{WE} low-going time. **Figure 35** illustrates the case for details. Address set-up time, t_{AS} is still valid in this range since the command is identified as asynchronous command until the valid clock edge comes in to start burst operation. The update of address line after \overline{WE} low-going is not permitted.




Figure 35 Synchronous Write command with extended t_{CSS}

Burst suspend mode is also available during a write burst. Please refer to [Section 2.9.2](#) for details.




Figure 36 Synchronous Write to Control Register




Figure 37 Synchronous Write Burst Followed by Synchronous Read Burst




Figure 38 Synchronous Read Burst Followed by Synchronous Write Burst

Table 17 Timing Parameters - Synchronous Read/Write Burst

Parameter		Symbol	9.6		12.5		15		Unit	Notes
			Min.	Max.	Min.	Max.	Min.	Max.		
Clock period frequency (Variable latency)	Lat = 3	f_{CLK3V}	–	104	–	80	–	66	MHz	–
	Lat = 2	f_{CLK2V}	–	66	–	66	–	40	MHz	–
Clock period (Variable latency)	Lat = 3	t_{CLK3V}	9.6	–	12.5	–	15	–	ns	–
	Lat = 2	t_{CLK2V}	15	–	15	–	25	–	ns	–
Clock period frequency (Fixed latency)	Lat = 6	f_{CLK6F}	–	104	–	80	–	66	MHz	–
	Lat = 5	f_{CLK5F}	–	75	–	75	–	52	MHz	–
	Lat = 4	f_{CLK4F}	–	66	–	66	–	40	MHz	–
	Lat = 3	f_{CLK3F}	–	52	–	52	–	33	MHz	–
	Lat = 2	f_{CLK2F}	–	33	–	33	–	20	MHz	–
Clock period (Fixed latency)	Lat = 6	t_{CLK6F}	9.6	–	12.5	–	15	–	ns	–
	Lat = 5	t_{CLK5F}	13.3	–	13.3	–	19.2	–	ns	–
	Lat = 4	t_{CLK4F}	15	–	15	–	25	–	ns	–
	Lat = 3	t_{CLK3F}	19.2	–	19.2	–	30	–	ns	–
	Lat = 2	t_{CLK2F}	30	–	30	–	50	–	ns	–
Clock high time		t_{CKH}	3	–	4	–	5	–	ns	–
Clock low time		t_{CKL}	3	–	4	–	5	–	ns	–
Clock rise/fall time		t_T	–	1.6	–	1.8	–	2	ns	–
Input setup time to CLK (except \overline{CS})		t_{SP}	3	–	4	–	5	–	ns	–
Input hold time from CLK		t_{HD}	2	–	2	–	2	–	ns	–
\overline{ADV} pulse width low		t_{VP}	5	–	6	–	7	–	ns	–
Burst read 1 st access delay from CLK		t_{ABA}	–	36	–	39	–	56	ns	1)
\overline{CS} low setup to CLK		t_{CSS}	3	–	4	–	5	–	ns	2)
Chip select pulse width low time		t_{CSL}	–	4	–	4	–	4	μ s	–
\overline{CS} pulse width high		t_{CBPH}	5	–	6	–	8	–	ns	–
\overline{OE} or $\overline{LB}/\overline{UB}$ low to output low-Z		t_{OL}	3	–	3	–	3	–	ns	–
\overline{CS} , \overline{OE} , or $\overline{LB}/\overline{UB}$ high to output high-Z		t_{OD}	0	8	0	8	0	8	ns	–
\overline{OE} low to output delay		t_{AOE}	–	20	–	20	–	25	ns	–
\overline{CS} low to WAIT valid		t_{CWT}	1	7.5	1	7.5	1	7.5	ns	–
\overline{CS} high to WAIT high-Z		t_{WZ}	0	8	0	8	0	8	ns	–
CLK to WAIT valid		t_{WK}	–	7	–	9	–	11	ns	–
CLK to output delay		t_{ACLK}	–	7	–	9	–	11	ns	–
Output hold from CLK		t_{KOH}	2	–	2	–	2	–	ns	–
Last Data-in to new \overline{ADV} low		t_{KADV}	15	–	15	–	15	–	ns	3)

- 1) This is based on the use of variable latency. In case of refresh collision to the first access, more WAIT cycles will be added.
- 2) Maximum value is recommended not to exceed 20ns. In case of longer than 20ns, no address change is permitted after \overline{WE} goes low to set up a write burst command.
- 3) This applies to only when the next burst_init command is either write burst in variable latency mode or read burst in fixed latency mode. Burst write interrupted by any burst (while \overline{CS} is low) does not ask for t_{KADV} .

Note: The AC parameter is measured with default drive strength, 1/2.

2.11 General AC Input/Output Reference Waveform

The input timings refer to a midlevel of $V_{DDQ}/2$ while as output timings refer to midlevel $V_{DDQ}/2$. The rising and falling edges are 10 - 90% and < 2 ns.

3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 18 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Notes
		Min.	Max.		
Operating temperature range	T_C	-30	+85	°C	–
Storage temperature range	T_{STG}	-55	+150	°C	–
Soldering peak temperature (10 s)	T_{SOLD}	–	260	°C	–
Voltage of V_{DD} supply relative to V_{SS}	V_{DD}	-0.3	+2.5	V	–
Voltage of V_{DDQ} supply relative to V_{SS}	V_{DDQ}	-0.3	+2.5	V	–
Voltage of any input relative to V_{SS}	V_{IN}	-0.3	+2.8	V	–
Power dissipation	P_D	–	180	mW	–
Short circuit output current	I_{OUT}	-50	+50	mA	–

Attention: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

3.2 Recommended Power & DC Operation Ratings

All values are recommended operating conditions unless otherwise noted.

Table 19 Recommended DC Operating Conditions

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	Typ.	Max.		
Power supply voltage, core	V_{DD}	1.70	1.8	1.95	V	–
Power supply voltage, 1.8 V I/Os	V_{DDQ}	1.70	1.8	1.95	V	–
Input high voltage	V_{IH}	$V_{DDQ} - 0.4$	–	$V_{DDQ} + 0.2$	V	1)
Input low voltage	V_{IL}	-0.2	–	0.4	V	2)

- 1) Input signals may overshoot no higher than $V_{DDQ} + 1.0V$. The area above V_{DDQ} should not exceed 2V-ns.
- 2) Input signals may undershoot no lower than $-1.0V$. The area below V_{SSQ} should not exceed 2V-ns.

Table 20 DC Characteristics

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	Typ.	Max.		
Output high voltage ($I_{OH} = -0.2$ mA)	V_{OH}	$V_{DDQ} \times 0.8$	–	–	V	–
Output low voltage ($I_{OL} = 0.2$ mA)	V_{OL}	–	–	$V_{DDQ} \times 0.2$	V	–
Input leakage current	I_{LI}	–	–	1	μA	–
Output leakage current	I_{LO}	–	–	1	μA	–

Table 21 Operating Characteristics

Parameter	Symbol	9.6		12.5		15		Unit	Test Condition	Notes
		Min.	Max.	Min.	Max.	Min.	Max.			
Operating Current										
• Async read/write random @ t_{RCmin}	I_{DD1}	–	25	–	25	–	20	mA	$V_{in} = V_{DD}$ or V_{SS} , Chip enabled, $I_{out} = 0$ 50% of Data switching	1)
• Async read/write random @ $t_{RC}=1\mu s$	I_{DD1L}	–	5	–	5	–	5			2)
• Async Page read	I_{DD1P}	–	18	–	18	–	15			
• Burst Initial access	I_{DD2}	–	40	–	35	–	30			
• Sync burst (continuous) Read	I_{DD3R}	–	30	–	25	–	20			
• Sync burst (continuous) Write	I_{DD3W}	–	35	–	30	–	25			
Stand-By Current										
	I_{SB}	–	250	–	250	–	250	μA	$V_{in} = V_{DD}$ or V_{SS} , Chip deselected, (Full array)	–

Parameter	Symbol	All Speed Grades		Unit	Test Condition	Notes
		Typ.	Max.			
Deep Power Down Current	I_{DPD}	10	25	μA	$V_{in} = V_{DD}$ or V_{SS}	–

- 1) The specification assumes the output disabled.
- 2) It is measured as page address <3:0> is applied sequentially (0000_B-0001_B-0010_B-...-1111_B-0000_B-...).

3.3 Output Test Conditions




Figure 39 DC / AC Output Test Circuit

Please refer to section [Section 2.11](#).

3.4 Pin Capacitances

Table 22 Pin Capacitances

Pin	Limit Values		Unit	Condition
	Min.	Max.		
A22 - A0, \overline{CS} , \overline{OE} , \overline{WE} , \overline{UB} , \overline{LB} , CRE, \overline{ADV}	2.0	6.0	pF	$T_A = +25\text{ }^\circ\text{C}$ freq. = 1 MHz $V_{pin} = 0\text{ V}$ (sampled, not 100% tested)
CLK	2.0	6.0	pF	
DQ15 - DQ0	2.5	6.0	pF	
WAIT	2.5	6.0	pF	

4 Package Outlines




Figure 40 PG-VFBGA-54 (Plastic Very Thin Fine Pitch Ball Grid Array Package - Green Package)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/products>.

5 Appendix : S/W Register Entry Mode (“4-cycle method”)

Other than CRE-controlled SCR and FCR operation, CellularRAM supports software (S/W) method as an alternative to access the control registers. Since S/W register entry mode consists of 4 consecutive access cycles to top memory location (all addresses are “1”), it is often referred as “4-cycle method”. 4-cycles starts from 2 back-to-back read cycles (initializing command identification) followed by one write cycle (command identification completed and which control register is accessed is known), then final write cycle for configuring the selected control register by the given input or read cycle to check the content of the register through DQ pins. It does function the configuration of control register bits like the way with dedicated pin, CRE method, but there are a few differences from CRE-controlled method as follow;

- Register read mode (checking content) is supported with S/W register entry as well as register write (program).
- The mode bits for control register are supplied through DQ <15:0> instead of address pins in CRE-controlled. Though each register has 23-bits (A<22:0>) for 128M CellularRAM, only low 16-bit registers becomes valid during S/W method.
- Only asynchronous read and write is allowed for consecutive 4 access cycles to top address. No synchronous timing is supported. If this entry mode is used in synchronous mode, then clock should stop running and stay at low level.
- Instead of A19 or A18 state, the selection of the control register, BCR or RCR, or DIDR is done with the state of DQ<15:0> given at 3rd cycle. (“00_H” for RCR, “01_H” for BCR, “02_H” for DIDR)
- The method is realized by the device exactly when 2 consecutive read cycles to top memory location is followed by write cycle to the same location, so that any exceptional cycle combination - not only access mode, but also the number of cycles - will fail in invoking the register entry mode properly.




Figure 41 S/W Register Entry timing (Address input = 7FFFFFF_H)

As depicted in [Figure 41](#), 4-cycle operation requires the following timing requirement which are not applied to normal asynchronous read or write cycles.

- \overline{CS} has to toggle in every cycle to distinguish 4 consecutive cycles.
- Address input of top memory location has to be maintained until the completion of each cycle by simply holding all address signals high or latching them by \overline{ADV} until \overline{CS} goes high.

Appendix : S/W Register Entry Mode ("4-cycle method")




Figure 42 RCR Mapping in S/W Register Entry




Figure 43 BCR Mapping in S/W Register Entry




Figure 44 DIDR Mapping in S/W Register Read

www.infineon.com

Published by Infineon Technologies AG