


**(13 - BIT A - D CONVERTER)****1. GENERAL DESCRIPTION**

The TC5092AP/AF is an integration 13-bit A-D converter of high precision and low power consumption. The 13-bit, 3-state data output is capable of independent enable in 4 bits so as to be connected directly to 4-bit / 8-bit / 12-bit data bus. (LSB is common to lower order 4 bits.)


Further, since this converter has an 8-channel analog multiplexer, and a serial clock output function, it is most suitable as data collection unit of various industrial control instruments.

**2. FEATURES**


- High precision .....  $\pm 1$  LSB (Typ.)
- Low power consumption ... 10 mW (Typ.)
- Single power supply .....  $V_{DD} = 5\text{ V} \pm 0.5\text{ V}$
- High-speed conversion ....  $f_{cp}$  Max. = 5 MHz
- 8 - channel analog multiplexer contained
- TTL / CMOS compatible digital Input / Output
- Capable of direct connection to 4 - / 8 - / 12 - bit bus

**2.1 APPLICATIONS**

- Various industrial control instruments
- Data collection modules




3. SYSTEM DESCRIPTION



4. PIN DESCRIPTION


4.1 PIN ASSIGNMENT

TC5092AP



No.	PIN NAME	No.	PIN NAME
1	DB12	22	AGND
2	DB11	23	1/2 V <sub>REF</sub>
3	DB10	24	V <sub>REF</sub>
4	DB 9	25	A <sub>IN7</sub>
5	DB 8	26	A <sub>IN6</sub>
6	DB 7	27	A <sub>IN5</sub>
7	DB 6	28	A <sub>IN4</sub>
8	DB 5	29	A <sub>IN3</sub>
9	DB 4	30	A <sub>IN2</sub>
10	DB 3	31	A <sub>IN1</sub>
11	DB 2	32	A <sub>IN0</sub>
12	DB 1	33	INT <sub>J</sub>
13	DB 0	34	INT <sub>J</sub>
14	EOC	35	INT <sub>O</sub>
15	LDEN	36	C <sub>2</sub>
16	MDEN	37	C <sub>1</sub>
17	STC	38	HDEN
18	CHS <sub>2</sub>	39	GCKO
19	CHS <sub>1</sub>	40	X <sub>OUT</sub>
20	CHS <sub>0</sub>	41	X <sub>IN</sub>
21	V <sub>SS</sub>	42	V <sub>DD</sub>

TC5092AF



No.	PIN NAME	No.	PIN NAME
1	DB 7	23	A <sub>IN4</sub>
2	DB 6	24	A <sub>IN3</sub>
3	DB 5	25	A <sub>IN2</sub>
4	DB 4	26	A <sub>IN1</sub>
5	DB 3	27	A <sub>IN0</sub>
6	DB 2	28	INT <sub>J</sub>
7	DB 1	29	INT <sub>J</sub>
8	DB 0	30	INT <sub>O</sub>
9	EOC	31	C <sub>2</sub>
10	LDEN	32	C <sub>1</sub>
11	MDEN	33	HDEN
12	STC	34	NC
13	CHS <sub>2</sub>	35	GCKO
14	CHS <sub>1</sub>	36	X <sub>OUT</sub>
15	CHS <sub>0</sub>	37	X <sub>IN</sub>
16	V <sub>SS</sub>	38	V <sub>DD</sub>
17	AGND	39	DB12
18	1/2V <sub>REF</sub>	40	DB11
19	V <sub>REF</sub>	41	DB10
20	A <sub>IN7</sub>	42	DB 9
21	A <sub>IN6</sub>	43	DB 8
22	A <sub>IN5</sub>	44	NC


4.2 PIN DESCRIPTION

PIN No.		Symbol	NAME & FUNCTION
DIP	QFP		
1	39	DB12	3 - state Parallel Data Outputs DB12 : MSB DB 0 : LSB
2	40	DB11	
3	41	DB10	
4	42	DB 9	
5	43	DB 8	
6	1	DB 7	
7	2	DB 6	
8	3	DB 5	
9	4	DB 4	
10	5	DB 3	
11	6	DB 2	
12	7	DB 1	
13	8	DB 0	
14	9	EOC	End of Conversion EOC goes to "L" level at the fall of STC signal, and returns to "H" level at the end of conversion.
15	10	LDEN	Low Data Enable DB <sub>0</sub> ~DB <sub>4</sub> are read by "H" level input.
16	11	MDEN	Medium Data Enable DB <sub>5</sub> ~DB <sub>8</sub> are read by "H" level input.
17	12	STC	Start Conversion Conversion starts at the fall time, if pulse input at "H" level is provided. "L" level should be kept during conversion.
18	13	CHS <sub>2</sub>	Channel Select Inputs These pins are address inputs for selecting eight analog inputs of A <sub>IN0</sub> ~A <sub>IN7</sub> , and are taken into the internal latch
19	14	CHS <sub>1</sub>	
20	15	CHS <sub>0</sub>	
21	16	V <sub>SS</sub>	Digital Ground
22	17	AGND	Analog Ground
23	18	V <sub>REF/2</sub>	Reference voltage supply terminal, which supplies the voltage of $\frac{V_{REF} - A_{GND}}{2}$
24	19	V <sub>REF</sub>	Reference voltage supply terminal

PIN No.		Symbol	NAME & FUNCTION																																				
DIP	QFP																																						
25	20	A <sub>IN7</sub>	Analog input terminal Input voltage range : A <sub>GND</sub> ~V <sub>REF</sub> Arbitrary input can be selected by CHS input.																																				
26	21	A <sub>IN6</sub>																																					
27	22	A <sub>IN5</sub>																																					
28	23	A <sub>IN4</sub>																																					
29	24	A <sub>IN3</sub>																																					
30	25	A <sub>IN2</sub>																																					
31	26	A <sub>IN1</sub>																																					
32	27	A <sub>IN0</sub>																																					
				<table border="1"> <thead> <tr> <th>CHS<sub>0</sub></th> <th>CHS<sub>1</sub></th> <th>CHS<sub>2</sub></th> <th>A<sub>IN</sub></th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td>A<sub>IN0</sub></td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td>A<sub>IN1</sub></td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td>A<sub>IN2</sub></td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>A<sub>IN3</sub></td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td>A<sub>IN4</sub></td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>A<sub>IN5</sub></td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td>A<sub>IN6</sub></td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>A<sub>IN7</sub></td> </tr> </tbody> </table>	CHS <sub>0</sub>	CHS <sub>1</sub>	CHS <sub>2</sub>	A <sub>IN</sub>	L	L	L	A <sub>IN0</sub>	H	L	L	A <sub>IN1</sub>	L	H	L	A <sub>IN2</sub>	H	H	L	A <sub>IN3</sub>	L	L	H	A <sub>IN4</sub>	H	L	H	A <sub>IN5</sub>	L	H	H	A <sub>IN6</sub>	H	H	H
CHS <sub>0</sub>	CHS <sub>1</sub>	CHS <sub>2</sub>	A <sub>IN</sub>																																				
L	L	L	A <sub>IN0</sub>																																				
H	L	L	A <sub>IN1</sub>																																				
L	H	L	A <sub>IN2</sub>																																				
H	H	L	A <sub>IN3</sub>																																				
L	L	H	A <sub>IN4</sub>																																				
H	L	H	A <sub>IN5</sub>																																				
L	H	H	A <sub>IN6</sub>																																				
H	H	H	A <sub>IN7</sub>																																				
33	28	INT <sub>I</sub>	Integrator Input Integrator Junction Integrator Output The integrator consists of these three terminals.																																				
34	29	INT <sub>J</sub>																																					
35	30	INT <sub>O</sub>	R <sub>1</sub> and C <sub>1</sub> should satisfy the following formula and be set as small a value as possible $R_1 \cdot C_1 > \frac{13000}{f_{OSC}} [S]$ However, R of 1 ~ 2 MΩ should be used.																																				
36	31	C <sub>2</sub>	Capacitors connection terminals for offset calibration. 0.1 μF is connected between C <sub>2</sub> and C <sub>1</sub> , and 0.01 μF C <sub>1</sub> and V <sub>SS</sub> , respectively.																																				
37	32	C <sub>1</sub>																																					
38	33	HDEN	High Data Enable DB <sub>9</sub> ~ DB <sub>12</sub> are read by "H" level input.																																				
39	35	GCKO	Gated Clock Output Pulses of number equivalent to conversion data are output during conversion.																																				
40	36	XOUT	Terminals for system clock oscillation.																																				
41	37	XIN	Crystal oscillators are connected to both the ends of terminals.																																				
42	38	V <sub>DD</sub>	Supply Voltage 5 V ± 0.5 V																																				

5. FUNCTIONAL DESCRIPTION

5.1 TIMING CHART



5.2 CONVERSION CYCLE

In the state of PHASE 0', the operation of LSI is at a stop and the integrating amplifier performs as voltage follower. Under this condition the external capacitor (0.1 μF across C<sub>1</sub> and C<sub>2</sub>)

When STC is given, the offset voltage charged into external capacitors is applied to non - inversion of the integrator, thus canceling the offset voltage equivalently. In PHASE I, the integrator continues to integrate AGND until its output reaches V<sub>C</sub>.

In PHASE III the integrator integrates the analog input for the same period of time as T<sub>2</sub> after it has integrated V<sub>REF</sub> for a fixed period of time (T<sub>2</sub>) in PHASE II.

Finally, in PHASE IV the integrator continues to integrate AGND until its output reaches V<sub>C</sub>.

Let the time in PHASE IV be T<sub>4</sub>. Then the following equation is made (formed) by omitting error factors such as offset drift.

$$V_{AIN} = \frac{T_4}{2T_2} V_{REF} (A_{GND} = 0V) \dots (1)$$


In case of this LSI, T<sub>2</sub> is designed by 4096 × 2·T<sub>OISC</sub> (T<sub>OISC</sub> denotes reference clock synchronization). Therefore, the above formula letting 2·T<sub>OISC</sub> be T is changed as follows:

$$\frac{V_{AIN}}{V_{REF}} = \frac{T_4}{8192T} \dots (2)$$

That is, 13 - bit resolution A / D conversion of FS (full scale) = 8192 can be made by counting the period of T<sub>4</sub> by use of a clock having T frequency.

However, it is recommended that R<sub>1</sub> and C<sub>1</sub> composing the integrator be set to the values close to 13000 / f<sub>OSC</sub> as possible after having satisfied the following formula.

$R_1 C_1 > 13000 / f_{OSC}, R_1 = 1 \sim 2 \text{ M}\Omega \text{ is used.} \dots (3)$



5.3 OUTPUT DATA FORMAT

13 - bit output data are output to 13 independent 3 - state data buses DB<sub>0</sub>~DB<sub>12</sub>. Since 13 - bit outputs can be independently placed on 3 - state every group of High, Medium and Low of 4 bits / 4 bits / 5 bits from the higher order, it is easy to connect the microcomputer to buses of 4, 8, 12 bits.

TRUTH TABLE



LDEN	MDEN	HDEN	Analog Input	DATA OUTPUTS (DB)												
				0	1	2	3	4	5	6	7	8	9	10	11	12
L	L	L	Don't care	Z				Z				Z				
H	L	L		D	D	D	D	D	Z							
L	H	L		Z				D	D	D	D	Z				
H	H	L		D	D	D	D	D	D	D	Z					
L	L	H		Z				Z				D	D	D	D	
H	L	H		D	D	D	D	D	Z				D	D	D	D
L	H	H		Z				D	D	D	D	D	D	D	D	
H	H	H	< 1/2 LSB	L	L	L	L	L	L	L	L	L	L	L	L	
			1/2 LSB ~ 3/2 LSB	H	L	L	L	L	L	L	L	L	L	L	L	
			.....	Straight Binary												
			"FS" - 5/2LSB ~ "FS" - 3/2LSB	L	H	H	H	H	H	H	H	H	H	H	H	H
			"FS" - 3/2LSB <	H	H	H	H	H	H	H	H	H	H	H		

Note : FS ..... Full Scale, 1 LSB = (V<sub>REF</sub> - A<sub>GN</sub>D) / 8192, Z ... High Impedance  
 D ... "H" or "L" Level

5.4 BASIC CLOCK

Since this LSI operates on the basis of the frequency given to X<sub>IN</sub> input, a stable clock ( $\Delta f < 0.005\%$ ) must be used for the clock to be given to X<sub>IN</sub>.

Therefore, it is proper that the oscillation circuit is configured as shown in the following figure (a) by the use of externally mounted crystal because the LSI has a built-in inverter for crystal oscillation.



5.5 HOW TO GIVE STC INPUT, CONVERSION TIME, AND SAMPLING CYCLE

STC input is taken in with the reference clock of LSI, but the positive pulse having the pulse width for at least two cycles is required for internal starting.

The conversion time of from the fall of STC input to the rise of EOC output. Letting this time be Tc MAX (Maximum conversion time), then the following equation is obtained.

$$TcMAX = 41000 \times T_{OSC} [S] \dots\dots\dots (4)$$

(where T<sub>OSC</sub> is oscillation cycle of basic clock.)

For example, when f<sub>CP</sub> = 5 MHz, TcMAX = 8.2 ms. For one - time sampling, an accurate output can be obtained from the falling edge of STC input after the lapse of TcMAX.


For consecutive sampling, however, STC input must be given after the lapse of a given period of time (6 ms) from the rise of EOC. This period (6 ms) is the time required for the recovery of LSI to normal state.

Therefore, the minimum sampling cycle TsMIN is as follows :

$$TsMIN = 41000 \times T_{OSC} + 0.006 + t_w (STC) [S] \dots\dots\dots (5)$$

Note: When power is set ON, following start - up procedure is required due to indefinite state of internal circuitry.


1. Applying clock, STC is to be set high over 10 ms.
2. Complete at least one cycle as a dummy conversion cycle.



## 5.6 REFERENCE VOLTAGE

This LSI has three reference input voltage terminals of AGND,  $1/2 V_{REF}$ , and  $V_{REF}$ . Since analog input signal is quantized to  $1/8192$  in the range of AGND~AREF for digitization, stable voltages must be supplied to  $1/2 V_{REF}$  and  $V_{REF}$ .

Especially the value of  $1/2 V_{REF}$  voltage has direct effects upon conversion accuracy; therefore, it is recommended that adjustment be made so as to agree output data with analog input by actually making A/D convert by use of input voltage at FS (full scale) or  $1/2$  FS level.




The left figure shows an example of reference voltage supplying circuit.

$C_1 \sim C_3$  are capacitors for preventing reference voltage variations to be caused by ripple or induction noise. Generally the value of capacitor is about  $0.01 \sim 0.1 \mu F$ , though it varies with the system.

## 5.7 BUS INTERFACE

For connecting a microcomputer to BUS line, three independent enable terminals are used. These three enable terminals permit the processing in the unit of 4 bits (5 bits for the low order digit only). The microcomputer can be directly connected to the BUS of 4~12 bits easily by allocating proper address of microcomputer to the TC5092AP.



## 6. ELECTRICAL CHARACTERISTICS

### 6.1 MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
DC Supply Voltage	V <sub>DD</sub>	V <sub>SS</sub> - 0.5 ~ V <sub>SS</sub> + 7	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> - 0.5 ~ V <sub>DD</sub> + 0.5	V
Reference Supply Voltage	V <sub>REF</sub>	V <sub>AGND</sub> ~ V <sub>DD</sub> + 0.5	V
Analog Ground Voltage	V <sub>AGND</sub>	V <sub>SS</sub> - 0.5 ~ V <sub>REF</sub>	V
Output Voltage	V <sub>OUT</sub>	V <sub>SS</sub> - 0.5 ~ V <sub>DD</sub> + 0.5	V
DC Input Current	I <sub>IN</sub>	± 10	mA
Power Dissipation	P <sub>D</sub>	300 (DIP), 180 (QFP)	mW
Operating Temperature Range	T <sub>opr</sub>	-40 ~ 85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 ~ 150	°C

### 6.2 RECOMMENDED OPERATING CONDITIONS

ITEM	SYMBOL		MIN.	TYP.	MAX.	UNIT
Supply Voltage	V <sub>DD</sub>		4.5	5.0	5.5	V
Digital Input Voltage	V <sub>IN</sub>		0	-	V <sub>DD</sub>	V
Analog Input Voltage	V <sub>AIN</sub>		A <sub>GND</sub>	-	V <sub>REF</sub>	-
Reference Supply Voltage	V <sub>REF</sub>		4.0	-	V <sub>DD</sub>	V
Analog Ground Voltage	V <sub>AGND</sub>		0	0	0.5	V

# TC5092AP

## 6.3 ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5.0 \text{ V} \pm 10 \%$ , $V_{SS} = 0.0 \text{ V}$ , $T_a = -40 \sim 85 \text{ }^\circ\text{C}$ )

ITEM	SYMBOL	TEST CONDITION	$V_{DD}$	MIN.	TYP.	MAX.	UNIT	
			(V)					
Output High Voltage	$V_{OH}$	$I_{OH} = -1 \mu\text{A}$ , Digital output	5	4.9	5.0	-	V	
Output Low Voltage	$V_{OL}$	$I_{OL} = 1 \mu\text{A}$ , Digital output	5	-	0.0	0.1		
Input High Voltage	$V_{IH}$	Digital Input except $X_{IN}$	5	2.4	-	-	V	
		$X_{IN}$	5	4.5	-	-		
Input Low Voltage	$V_{IL}$	Digital Input except $X_{IN}$	5	-	-	0.8		
		$X_{IN}$	5	-	-	0.5		
Output High Current	$I_{OH}$	$V_{OH} = 2.4 \text{ V}$ Digital output except $X_{OUT}$	4.75	-1.0	-	-	mA	
Output Low Current	$I_{OL}$	$V_{OL} = 0.4 \text{ V}$ Digital output except $X_{OUT}$	4.75	1.6	-	-	mA	
Output Disable Current	$I_{DH}$	$V_{OH} = 5.5 \text{ V}$ , $DB_0 \sim DB_{12}$	5.5	-	$10^{-3}$	5	$\mu\text{A}$	
	$I_{DL}$	$V_{OL} = 0.0 \text{ V}$ , $DB_0 \sim DB_{12}$	5.5	-	$-10^{-3}$	-5		
Input Current	$I_{IH}$	$V_{IN} = 5.5 \text{ V}$ , Digital input	5.5	-	$10^{-5}$	1.0		
	$I_{IL}$	$V_{IL} = 0.0 \text{ V}$ , Digital input	5.5	-	$-10^{-5}$	-1.0		
Analog Switch Off - Leak	$I_{OFF}$	Analog input / output	5.5	-	$\pm 10^{-4}$	-	$\mu\text{A}$	
Analog Switch On Resistor	$R_{ON}$	$R_L = 10 \text{ k}\Omega$	5	-	-	-	$\Omega$	
Operating Consumption Current	$I_{DD}$	$V_{REF} = V_{DD}$ Digital output open Digital input GND	$f_{cp} = 5 \text{ MHz}$	5	-	2	-	mA
			$f_{cp} = 1 \text{ MHz}$	5	-	1	-	

**6.4 SWITCHING CHARACTERISTICS ( $V_{DD} = 5.0 \text{ V} \pm 10 \%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = 25 \text{ }^\circ\text{C}$ ,  $C_L = 50 \text{ pF}$ )**

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Rise Time	$t_{TLH}$	Digital output	-	50	150	nS
Output Fall Time	$t_{THL}$	Digital output	-	40	150	
Output Enable Time	$t_{ZL}$	LDEN } MDEN } HDEN } -DB Output	-	80	250	nS
	$t_{ZH}$					
Output Disable Time	$t_{LZ}$		-	280	500	
	$t_{HZ}$					
Max. Clock Frequency	$f_{MAX\emptyset}$	$X_{IN}$ Duty 40~60 %	5.0	-	-	MHz
Min. Clock Frequency	$f_{MIN\emptyset}$	$X_{IN}$ Duty 40~60 %	-	-	-	MHz
Input Capacity	$C_{IN}$	Digital input	-	5	-	pF
	$C_{IN}$	Analog input	-	-	-	
3 - State Output Capacity	$C_{OUT}$	DB Output	-	8	-	

**6.5 SYSTEM CHARACTERISTICS ( $V_{DD} = 5.0 \text{ V} \pm 10 \%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_a = 25 \text{ }^\circ\text{C}$ )**

ITEM	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Resolution	n		-	13	-	Bit
Conversion Time	$T_c$	$f_{cp} = 5 \text{ MHz}$	-	-	8.2	mS
		$f_{cp} = 1 \text{ MHz}$	-	-	41	
Sampling Cycle	$T_{SPL}$	$f_{cp} = 5 \text{ MHz}$	14.2	-	-	mS
		$f_{cp} = 1 \text{ MHz}$	47	-	-	
Nonlinearity		$V_{DD} = V_{REF}$	-	$\pm 1$		LSB
Zero Scale Error	$E_{ZP}$		-	$\pm 2$		
Full Scale Error	$E_{FS}$		-	$\pm 1$		
STC Min. Pulse Width	$t_w$		-	-	$2/f_{OSC}$	S