


CD54/74HC597 CD54/74HCT597

High-Speed CMOS Logic



8-Bit Shift Register with Input Storage

Type Features:


- Buffered Inputs
- Asynchronous Parallel Load
- Typical $f_{MAX} = 60 \text{ MHz}$ @ $V_{CC} = 5 \text{ V}$, $C_L = 15 \text{ pF}$, $T_A = 25^\circ \text{ C}$

The RCA-CD54/74HC597 and CD54/74HCT597 are high-speed si-gate CMOS devices that are pin-compatible with the LSTTL 597 devices. Each device consists of an 8-flip-flop input register and an 8-bit parallel-in/serial-in, serial-out shift register. Each register is controlled by its own clock. A "low" on the parallel load input (PL) shifts parallel stored data asynchronously into the shift register. A "low" master input (MR) clears the shift register. Serial input data can also be synchronously shifted through the shift register when PL is high.

The CD54HC/HCT597 devices are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC/HCT597 devices are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to $+125^\circ \text{ C}$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} @ $V_{CC} = 5 \text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8 \text{ V Max.}$, $V_{IH} = 2 \text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1 \mu\text{A}$ @ V_{OL} , V_{OH}
- Alternate Source is Philips/Signetics



CD54/74HC597 CD54/74HCT597




Fig. 1 — Logic diagram for the CD54/74HC597 and CD54/74HCT597.

CD54/74HC597 CD54/74HCT597

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS			74HC/54HC			74HC		54HC -55/ +125° C		TEST CONDITIONS		74HCT/54HCT			74HCT		54HCT -55/ +125° C		UNITS		
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		74HC -40/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		74HCT -40/ +125° C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	to	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	5.5										
			6	4.2	—	—	4.2	—	4.2	—												
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	to	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	5.5										
			6	—	—	1.8	—	1.8	—	1.8	—											
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	4.4	—	V
	or		4.5	4.4	—	—	4.4	—	4.4	—	or											
CMOS Loads	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	V _{IH}											
TTL Loads	V _{IH}									V _{IH}												
	or	-4	4.5	3.98	—	—	3.84	—	3.7	—	or	4.5	3.98	—	—	3.84	—	3.7	—		V	
	V _{IH}	-5.2	6	5.48	—	—	5.34	—	5.2	—	V _{IH}											
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	—	0.1	V
	or		4.5	—	—	0.1	—	0.1	—	0.1	or											
CMOS Loads	V _{IL}		6	—	—	0.1	—	0.1	—	0.1	V _{IL}											
TTL Loads	V _{IL}									V _{IL}												
	or	4	4.5	—	—	0.26	—	0.33	—	0.4	or	4.5	—	—	0.26	—	0.33	—	0.4	—	V	
	V _{IH}	5.2	6	—	—	0.26	—	0.33	—	0.4	V _{IH}											
Input Leakage Current I _I	V _{CC}		6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	±1	μA
	or																					
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	V _{CC}	5.5	—	—	8	—	80	—	160	—	160	μA
	or																					
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *											V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	—	μA
												5.5										

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
D _s	0.2
D _n	0.3
$\overline{P}L, \overline{M}R$	1.5
ST _{CP} , SH _{CP}	1.5

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

CD54/74HC597

CD54/74HCT597

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE (V_{CC}):		
(Voltages referenced to ground)		-0.5 to +7 V
DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V)		± 20 mA
DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V)		± 20 mA
DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V)		± 25 mA
DC V_{CC} OR GROUND CURRENT (I_{CC})		± 50 mA
POWER DISSIPATION PER PACKAGE (P_D):		
For $T_A = -40$ to $+100^\circ\text{C}$ (PACKAGE TYPE E)		500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW	
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H)		500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H)	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW	
For $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M)		400 mW
For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M)	Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW	
OPERATING-TEMPERATURE RANGE (T_A):		
PACKAGE TYPE F, H		-55 to $+125^\circ\text{C}$
PACKAGE TYPE E, M		-40 to $+125^\circ\text{C}$
STORAGE TEMPERATURE (T_{stg})		-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max.		$+265^\circ\text{C}$
Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)		
with solder contacting lead tips only		$+300^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For $T_A =$ Full Package-Temperature Range) V_{CC}^*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i, V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+125	$^\circ\text{C}$
CD54 Types	-55	+125	$^\circ\text{C}$
Input Rise and Fall Times t_r, t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	
at 6 V	0	400	

*Unless otherwise specified, all voltages are referenced to ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	C_L (pF)	SYMBOL	TYPICAL		UNITS
			HC	HCT	
Propagation Delay:					ns
S_{HCP} to Q7	15	t_{PHL}	14	16	
$\overline{P_L}$ to Q7	15	t_{PLH}	17	20	
\overline{MR} to Q7	15		14	18	
ST_{CP} to Q7	15		20	23	
Power Dissipation Capacitance*	—	C_{PD}	13.5	18.5	pF^2

* C_{PD} is used to determine the dynamic power consumption, per package.

$P_D = C_{PD} V_{CC}^2 f + \sum (C_L V_{CC}^2 f_o)$ where:

f_i = input frequency

f_o = output frequency

C_L = output load capacitance

V_{CC} = supply voltage

CD54/74HC597

CD54/74HCT597

PRE-REQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{CC}	25°C						-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT				
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
SH _{CP} Frequency	f _{MAX}	2	6	—	—	—	5	—	—	—	4	—	—	—	MHz		
		4.5	30	—	25	—	25	—	20	—	20	—	16	—			
		6	35	—	—	—	29	—	—	—	23	—	—	—			
SH _{CP} Pulse Width	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns		
		4.5	16	—	20	—	20	—	25	—	24	—	30	—			
		6	14	—	—	—	17	—	—	—	20	—	—	—			
ST _{CP} Pulse Width	t _w	2	60	—	—	—	75	—	—	—	90	—	—	—	ns		
		4.5	12	—	13	—	15	—	16	—	18	—	20	—			
		6	10	—	—	—	13	—	—	—	15	—	—	—			
MR Pulse Width	t _w	2	80	—	—	—	100	—	—	—	120	—	—	—	ns		
		4.5	16	—	18	—	20	—	23	—	24	—	27	—			
		6	14	—	—	—	17	—	—	—	20	—	—	—			
PL Pulse Width	t _w	2	70	—	—	—	90	—	—	—	105	—	—	—	ns		
		4.5	14	—	16	—	18	—	20	—	21	—	24	—			
		6	12	—	—	—	15	—	—	—	18	—	—	—			
ST _{CP} to SH _{CP} Setup Time	t _{SU}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns		
		4.5	20	—	24	—	25	—	30	—	30	—	36	—			
		6	17	—	—	—	21	—	—	—	26	—	—	—			
D _S to SH _{CP} Setup Time	t _{SU}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns		
		4.5	10	—	10	—	13	—	13	—	15	—	15	—			
		6	9	—	—	—	11	—	—	—	13	—	—	—			
D _n to ST _{CP} Setup Time	t _{SU}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns		
		4.5	10	—	10	—	13	—	13	—	15	—	15	—			
		6	9	—	—	—	11	—	—	—	13	—	—	—			
ST _{CP} to SH _{CP} Hold Time	t _H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns		
		4.5	0	—	0	—	0	—	0	—	0	—	0	—			
		6	0	—	—	—	0	—	—	—	0	—	—	—			
D _S to SH _{CP} Hold Time	t _H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns		
		4.5	3	—	3	—	3	—	3	—	3	—	3	—			
		6	3	—	—	—	3	—	—	—	3	—	—	—			
D _n to ST _{CP} Hold Time	t _H	2	3	—	—	—	3	—	—	—	3	—	—	—	ns		
		4.5	3	—	3	—	3	—	3	—	3	—	3	—			
		6	3	—	—	—	3	—	—	—	3	—	—	—			
MR to SH _{CP} Removal Time	t _{REM}	2	3	—	—	—	3	—	—	—	3	—	—	—	ns		
		4.5	3	—	10	—	3	—	13	—	3	—	15	—			
		6	3	—	—	—	3	—	—	—	3	—	—	—			


CD54/74HC597

CD54/74HCT597

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	SYMBOL	V_{CC}	25° C				-40° C to +85° C				-55° C to +125° C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay SH _{CP} to Q7	t_{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
	t_{PHL}	4.5	—	35	—	38	—	44	—	48	—	53	—	57	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
\overline{PL} to Q7	t_{PLH}	2	—	200	—	—	—	250	—	—	—	300	—	—	ns
	t_{PHL}	4.5	—	40	—	48	—	50	—	60	—	60	—	72	
		6	—	34	—	—	—	43	—	—	—	51	—	—	
ST _{CP} to Q7	t_{PLH}	2	—	240	—	—	—	300	—	—	—	360	—	—	ns
	t_{PHL}	4.5	—	48	—	56	—	60	—	70	—	72	—	84	
		6	—	41	—	—	—	51	—	—	—	61	—	—	
\overline{MR} to Q7	t_{PHL}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns
		4.5	—	35	—	44	—	44	—	55	—	53	—	66	
		6	—	30	—	—	—	37	—	—	—	45	—	—	
Output Transition Time	t_{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns
	t_{THL}	4.5	—	15	—	15	—	19	—	19	—	22	—	22	
		6	—	13	—	—	—	16	—	—	—	19	—	—	
Input Capacitance	C_i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF

CD54/74HC597 CD54/74HCT597



TIMING DIAGRAM








FUNCTION TABLE

ST _{CP}	SH _{CP}	PL	MR	FUNCTION
	X	X	X	data loaded to input Flip-Flops
	X	L	H	data loaded from inputs to shift register
no clock edge	X	L	H	data transferred from input Flip-Flops to shift register
X	X	L	L	invalid logic, state of shift register indeterminate when signals removed
X	X	H	L	shift register cleared
X		H	H	shift register clocked Q _n = Q _{n-1} , Q ₀ = D _s

H = HIGH voltage level
 L = LOW voltage level
 X = don't care
 = LOW-to-HIGH CP transition

CD54/74HC597 CD54/74HCT597

SWITCHING WAVEFORMS



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_S	50% V_{CC}	1.3 V