




Block Diagram



### Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit	Note
Pin voltage*	V <sub>CC</sub>	-0.3 to +7	V	1
	V <sub>DP</sub>	-0.3 to +13(+11)	V	1
Operating temperature	T <sub>OPR</sub>	-5 to +55	°C	
Storage temperature	T <sub>STG</sub>	-55 to +155	°C	

Note 1: Referenced to GND. Value in parentheses ( ) applies to LH5823.

### Recommended Operating Conditions

Parameter	Symbol	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	V <sub>CC</sub>	4.5	5.0	5.5	V	
Display voltage	V <sub>DP</sub>	6		12(10)	V	2

Note 2: Value in parentheses ( ) applies to LH5823.

### DC Characteristics

(V<sub>CC</sub>=4.5 to 5.5V, T<sub>a</sub>=-5 to 55°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Input voltage	V <sub>IH</sub>		V <sub>CC</sub> -0.8		V <sub>CC</sub>	V	3
	V <sub>IL</sub>		0		0.8		
Input current	I <sub>IH</sub>	V <sub>IH</sub> =V <sub>CC</sub>		25	50	μA	4
	I <sub>IL</sub>	V <sub>IL</sub> =0V			1		
Output voltage	V <sub>OH</sub>	I <sub>OH</sub> =400 μA	2.4			V	5
	V <sub>OL</sub>	I <sub>OL</sub> =1.6mA			0.8		
Output resistance	R <sub>Q</sub>	V <sub>CC</sub> =5V, V <sub>DS</sub> =1.0V		80		Ω	6,7
	R <sub>SEG</sub>			1.0	30	kΩ	7,8
	R <sub>COM</sub>	V <sub>DP</sub> =6V, T <sub>a</sub> =25°C, V <sub>DS</sub> =1V		1.5	4.5	kΩ	9
	R <sub>V</sub>			40	1	Ω	10
Input leakage current	I <sub>L</sub>				1.0	μA	6
Current consumption	I <sub>CC1</sub>	Durling no-load blank display f <sub>φ</sub> =100kHz, f <sub>CL0</sub> =0Hz, T <sub>a</sub> =25°C		200	500	μA	
	I <sub>CC2</sub>	Durling data write (write cycle 1/45 MHz) f <sub>φ</sub> =100kHz, f <sub>CL0</sub> =1MHz, T <sub>a</sub> =25°C			2	mA	
	I <sub>DP</sub>	Durling no-load blank display V <sub>DP</sub> =12V, f <sub>φ</sub> =100kHz, 1/16 duty		5	10	μA	

Note 3: Applied to pins CL<sub>0</sub>, LC and SD<sub>0</sub>

Note 4: Applied to p LC

Note 5: Applied to pins SD<sub>0</sub>, H and φ

Note 6: Applied to all pins except LC

Note 7: Applied to pins Q and Q̄

Note 8: Applied to segment output pin.


Note 9: Applied to common output pin.

Note 10: Applied to pins V<sub>A</sub> and V<sub>B</sub>

### AC Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CL <sub>0</sub> cycle time	t <sub>RC</sub>		1			μs
LC hold time	t <sub>LD</sub>		0			ns
LC setup time	t <sub>LS</sub>		100			ns
SD <sub>0</sub> setup time	t <sub>SSD</sub>		100			ns
SD <sub>0</sub> input/output switching time	t <sub>D</sub>	C <sub>L</sub> =50pF		80	450	ns

## AC Timing Diagram



## Functions

### (1) Pin description

Pin name	No. of pins	I/O	Functions	
V <sub>CC</sub> , GND	3	I	Power supply for logic circuit	
V <sub>DP</sub> , V <sub>A</sub> , V <sub>M</sub> , V <sub>B</sub>	4		Power supply for liquid crystal drive	
LC	1		Serial data transfer sync. signal	
CL <sub>0</sub>	1		Serial data transfer clock input	
RX	1		Input clock oscillation pin	
RY	1	O	Input clock oscillation pin	
φ	1		Clock output for display	
H	1		Liquid crystal frame sync. signal	
Q, Q̄	2		Clock output for double voltage generation	
S <sub>20</sub> ~S <sub>63</sub> (LH5821)	44		Liquid crystal segment drive signal	
S <sub>18</sub> ~S <sub>63</sub> (LH5822)	46			
S <sub>16</sub> ~S <sub>63</sub> (LH5823)	48			
BP <sub>0</sub> ~BP <sub>19</sub> (LH5821)	20			Liquid crystal common drive signal
BP <sub>0</sub> ~BP <sub>17</sub> (LH5822)	18			
BP <sub>0</sub> ~BP <sub>15</sub> (LH5823)	16			
SD <sub>0</sub>	1	I/O	Serial data input/output	

### (2) Relationship between 10-bit serial data and modes

10-bit data/mode	C <sub>1</sub>	C <sub>2</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
Chip select/duty setup mode	0	0	Chip select data				Duty data			
RAM address setup mode	0	1	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	A <sub>7</sub>
8-bit data write mode	1	0	Data							
8-bit data read mode	1	1	Data							

(C<sub>1</sub>, C<sub>2</sub> : Control data, D<sub>0</sub>~D<sub>7</sub> : Data)

- LC single

The LC signal is a sync. signal for serial transfer, and when LC is low, LSI remains in the standby condition regardless of the condition of  $SD_0$  and  $CL_0$ . When LC becomes high and clock  $CL_0$  is supplied, the LSI is enabled.

- $CL_0$  signal

The  $CL_0$  signal is the clock signal for serial transfer and is used to write and read serial transfer data  $SD_0$ .

- $SD_0$  signal

The  $SD_0$  signal is 10-bit serial transfer data of which the first 2 bits are control data and the remaining 8 bits are data. In the read mode the  $SD_0$  pin becomes an output pin and outputs the 8-bit RAM data in serial. After the write or read mode has been executed, the lower 6 bits,  $A_0$ - $A_5$ , of the RAM address are automatically incremented, but  $A_6$  and  $A_7$  do not change.

- Chip select

In the LSI, the chip select code is set at "0000", this chip is selected by the chip select code "0000" input from the  $SD_0$  pin.

The RAM address setting and writing and reading of the 8-bit data is executed only for the chip selected, and once a chip is selected, it remains in the selected condition until a select code for the next chip is input.

- $\phi$  signal

The  $\phi$  signal is the clock output for display and is supplied to LH5826.

- H signal


The H signal is the frame period signal for the liquid crystal and is supplied to LH5826. When the power is turned on, the timing signal in each device is in an asynchronous condition, and after the H signal is generated, they are synchronized.

- Auto clear

When the power is turned on, the display signal generates an OFF pattern. Auto clear is canceled when all of the duty data of the chip select duty data are made "1" and input, and then the contents of the RAM are displayed. The chip select duty does not change at this time.

- Double voltage clock

A double voltage clock is output from pins Q and  $\bar{Q}$ . The Q and  $\bar{Q}$  signals are clock signals made by dividing the display clock  $\phi$  by 2, and their respective polarities are opposite.



### System Configuration Example

