

# SLIC-S/-S2

Subscriber Line Interface Circuit  
Standard Feature Set  
PEB 4264/-2 Version 1.1

Wired Communications



Never stop thinking.

**Edition 2000-11-09**

**Published by Infineon Technologies AG,  
St.-Martin-Strasse 53,  
D-81541 München, Germany**

**© Infineon Technologies AG 2000.  
All Rights Reserved.**

### **Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

# SLIC-S/-S2

Subscriber Line Interface Circuit  
Standard Feature Set

PEB 4264/-2 Version 1.1

Preliminary

Wired Communications



Never stop thinking.

---

**SLIC-S/-S2****Preliminary****Revision History:**           **2000-11-09**DS2

---

Previous Version:           Data Sheet DS1

---

Page	Subjects (major changes since last revision)
<b>Page 3</b>	Note on SLIC clockwise pin counting added.
<b>Page 4</b>	Note on SLIC clockwise pin counting added.
<b>Page 4</b>	Pins DCN, DCP: factors – 30 and – 60 instead of 30 and 60
<b>Page 9</b>	Description for modes modified.
<b>Page 11</b>	Junction temperature added, conditions for “ $V_{DD}$ supply voltage” changed, “Input voltages” and “Voltages on current outputs” modified, “Total battery supply voltage” changed from 95 V to 90 V, Ring, Tip pulse < 10 ms: representation changed from voltage to power, footnote added
<b>Page 12</b>	Footnote on voltage range added; $V_{IT}$ , $V_{IL}$ , $V_{ACDC}$ : condition added.
<b>Page 13</b>	Abstract about temperature range modified.
<b>Page 16</b>	Temperature range added.
<b>Page 19</b>	Temperature range added.
<b>Chapter 4</b>	All test figures: 470 nF condensator on pin CEXT is connected to ground.
<b>Page 31</b>	Note on SLIC clockwise pin counting added.

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at <http://www.infineon.com>

<b>Table of Contents</b>		<b>Page</b>
<b>1</b>	<b>Overview</b> .....	1
1.1	Features .....	2
1.2	Logic Symbol .....	3
1.3	Pin Configuration .....	3
1.4	Pin Definitions and Functions SLIC-S/-S2 .....	4
1.5	Functional Block Diagram .....	6
<b>2</b>	<b>Functional Description</b> .....	7
2.1	Operating Modes .....	9
<b>3</b>	<b>Electrical Characteristics</b> .....	11
3.1	Absolute Maximum Ratings .....	11
3.2	Operating Range .....	12
3.3	Thermal Resistances .....	12
3.4	Electrical Parameters .....	13
3.4.1	Power Calculation PEB 4264/-2 .....	15
3.5	Power Up Sequence of Supply Voltages .....	15
3.6	DC Characteristics .....	16
3.7	AC Characteristics .....	19
<b>4</b>	<b>Test Figures and Application Circuits</b> .....	22
<b>5</b>	<b>Package Outlines</b> .....	31

<b>List of Figures</b>		<b>Page</b>
Figure 1	Logic Symbol . . . . .	3
Figure 2	Pin Configuration (top view). . . . .	3
Figure 3	Block Diagram . . . . .	6
Figure 4	Definition of Output Current Directions . . . . .	8
Figure 5	TIP and RING Impedances in Power Down Modes . . . . .	10
Figure 6	Minimal Application Circuit. . . . .	22
Figure 7	Output Current Limit. . . . .	23
Figure 8	Output Resistance PDRH, PDRHL . . . . .	24
Figure 9	Current Outputs IT, IL . . . . .	25
Figure 10	Transmission Characteristics. . . . .	26
Figure 11	Longitudinal to Transversal Rejection . . . . .	27
Figure 12	Longitudinal to Transversal Rejection Loop. . . . .	28
Figure 13	Transversal to Longitudinal Rejection . . . . .	29
Figure 14	Ring Amplitude. . . . .	30

## 1 Overview

The High Voltage Subscriber Line Interface Circuit PEB 4264/-2 (SLIC-S/-S2) is a reliable interface between the telephone line and the Dual Channel Codec IC PEB 3264/-2 (SLICOFI-2S/-2S2). It is fabricated in well-proven Smart Power Technology.

The PEB 4264/-2 provides battery feeding between  $-15\text{ V}$  and  $-65\text{ V}$  and internal ringing injection with a differential ringing voltage up to  $45\text{ V}_{\text{rms}}$ . In order to achieve this, an auxiliary positive battery voltage is used during ringing to enhance the useable power voltage range to  $90\text{ V}$ .

The SLIC is designed for a voltage-feeding/current-sensing line interface concept and senses the transversal and longitudinal current.

To minimize system power dissipation, a power-down mode can be used; the SLIC is switched off and the line outputs go to a high-impedance mode. Off-hook supervision is provided by activating a simple line current sensor with lowest power consumption.

For saving power in active mode with short loops, a switch for selecting between two different battery voltages is integrated into the chip.

Preliminary


**Subscriber Line Interface Circuit  
Standard Feature Set  
SLIC-S/-S2**

**PEB 4264/-2**

**Version 1.1**

**1.1 Features**

- High-voltage line feeding
- Battery voltage – 15 V ... – 65 V
- Integrated balanced ringing with up to 45 Vrms ringing voltage
- Power-saving active mode (ACTL) with reduced battery voltage
- Sensing of transversal and longitudinal line currents
- Small P-DSO-20-5 power package
- Reliable Smart Power technology



Type	Package
PEB 4264/-2	P-DSO-20-5

### 1.2 Logic Symbol




Figure 1 Logic Symbol

### 1.3 Pin Configuration




Figure 2 Pin Configuration (top view)

**1.4 Pin Definitions and Functions SLIC-S/-S2**
**Table 1 Pin Definitions and Functions SLIC-S/-S2**

Pin No.	Symbol	Input (I) Output (O)	Function
1	RING	I/O	Subscriber loop connection RING
2	TIP	I/O	Subscriber loop connection TIP
3	BGND	Power	Battery ground: TIP, RING, VBATH, VBATL and VHR refer to this pin
4	VHR	Power	Auxiliary positive battery supply voltage used in ringing mode
5	VDD	Power	Positive supply voltage (+ 5 V), referred to AGND
6	VBATL	Power	Negative battery supply voltage ( $-15\text{ V} \geq V_{\text{BATL}} \geq V_{\text{BATH}}$ )
7	VBATH	Power	Negative battery supply voltage ( $-20\text{ V} \geq V_{\text{BATH}} \geq -65\text{ V}$ )
8	N.C.		Not connected
9	AGND	Power	Analog ground: $V_{\text{DD}}$ , and all signal and control pins with the exception of TIP and RING refer to AGND
10	CEXT	O	Output of voltage divider defining DC line potentials; an external capacitance allows supply voltage filtering (output resistance about 30 k $\Omega$ )
11	VCMS	I	Reference voltage for differential two wire interface, typical 1.5 V
12, 13	ACN, ACP	I	Differential two-wire AC input voltage; multiplied by $-6$ and related to $(V_{\text{HI}} + V_{\text{BI}})/2$ , ACN appears at TIP and ACP at RING output, respectively
14, 15	DCN, DCP	I	Differential two-wire DC input voltage; multiplied by a factor ( $-30$ in ACTH and ACTL mode, $-60$ in ACTR mode) and related to $(V_{\text{HI}} + V_{\text{BI}})/2^{1)}$ , DCN appears at TIP and DCP at RING output, respectively
16	N.C.		Not connected


**Table 1 Pin Definitions and Functions SLIC-S/-S2 (cont'd)**

Pin No.	Symbol	Input (I) Output (O)	Function
17	C2	I	Ternary logic input, controlling the operation mode
18	C1	I/O	Ternary logic input, controlling the operation mode; in case of thermal overload (chip temperature exceeding 165 °C) this pin sinks a current of typically 150 µA
19	IL	O	Current output: longitudinal line current scaled down by a factor of 100.
20	IT	O	Current output representing the transversal current scaled down by a factor of 50.

<sup>1)</sup>  $V_{HI}$  is the output voltage of the positive battery switch,  
 $V_{BI}$  is the output voltage of the negative battery switch (see **Figure 3**).

*Note: The SLIC is only available in a P-DSO-20-5 package with heatsink on top. Please note that the pin counting for the P-DSO-20-5 package is clockwise (top view) in contrast to similar type packages which mostly count counterclockwise.*

### 1.5 Functional Block Diagram



**Figure 3 Block Diagram**

## 2 Functional Description

The PEB 4264/-2 supports AC and DC control loops based on feeding a voltage  $V_{RT}$  to the line and sensing the transversal line current  $I_{Trans}$  and the longitudinal current  $I_{Long}$  (**Figure 4**).

DC and AC voltages are handled separately with different gains on the SLIC. Both are applied differentially via, respectively, pins DCP and DCN or ACP and ACN.

The line voltages  $V_R$  and  $V_T$  are the amplified input voltages, related to the mean supply voltage  $V_M = (V_{HI}^{1)} + V_{BI}^{1)})/2$ , so in the active modes ACTH with  $V_M = V_{BATH}/2$  and ACTL with  $V_M = V_{BATL}/2$ :

$$V_T = V_{TIP} = V_M - 30 \times (V_{DCN} - V_{CMS}) - 6 \times (V_{ACN} - V_{CMS})$$

$$V_R = V_{RING} = V_M - 30 \times (V_{DCP} - V_{CMS}) - 6 \times (V_{ACP} - V_{CMS})$$

and in ringing mode ACTR with  $V_M = [V_{HR} + V_{BATH}]/2$ :

$$V_T = V_{TIP} = V_M - 60 \times (V_{DCN} - V_{CMS}) - 6 \times (V_{ACN} - V_{CMS})$$

$$V_R = V_{RING} = V_M - 60 \times (V_{DCP} - V_{CMS}) - 6 \times (V_{ACP} - V_{CMS})$$

Depending on the operation mode,  $V_{HI}$  is switched either to  $V_{HR}$  or to  $V_{BGND}$  via the VH switch. The transversal line voltage  $V_{TR} = V_T - V_R$  has a simple relation to the input voltages:

$$\begin{aligned} V_{TR} &= V_T - V_R = \\ &= 30 \times (V_{DCP} - V_{DCN}) + 6 \times (V_{ACP} - V_{ACN}) && \text{ACTH, ACTL} \\ &= 60 \times (V_{DCP} - V_{DCN}) + 6 \times (V_{ACP} - V_{ACN}) && \text{ACTR} \end{aligned}$$

A reversed polarity of  $V_{TR}$  is easily obtained by changing the sign of  $(V_{DCP} - V_{DCN})$ .

The transversal and longitudinal currents are measured in the buffers and scaled images are provided at the IT and IL pin, respectively:

$I_{IT} = (I_T + I_R)/100 = I_{Trans}/50$	$I_{IL} = -(I_T - I_R)/200 = -I_{Long}/100$
$I_{Trans} = (I_T + I_R)/2$	$I_{Long} = (I_T - I_R)/2$

<sup>1)</sup>  $V_{HI}$  and  $V_{BI}$  are internal voltages (see **Figure 3**).


Preliminary

Functional Description

The off-hook sensor currents  $I_{T0}$ ,  $I_{R0}$  in PDRH (and PDRHL) mode are measured via 5 kΩ resistors between TIP and BGND and RING and VBATH.

The scaled image is provided via the IT pin to the SLICOFI-2S/-2S2.

$$I_{IT0} = (I_{T0} + I_{R0})/10 = I_{TRANS0}/5$$



ezm01112.emf

Figure 4 Definition of Output Current Directions

## 2.1 Operating Modes

The PEB 4264/-2 (SLIC-S/-S2) operates in the following modes controlled by ternary logic signals at the C1 and C2 inputs:

**Table 2 SLIC-S/-S2 Interface Code**

		C2 (Pin 17)		
		L	M	H
C1 (Pin 18)	L <sup>1)</sup>	PDH	PDRHL	PDRH
	M	ACTL	ACTH	ACTR
	H	unused	HIT	HIR

<sup>1)</sup> No 'Overtemp' signaling possible via pin C1 if C1 is low.

Typical voltages for the C1 and C2 input pins are given at [Page 18](#).

**Table 3 SLIC-S/-S2 Modes**

SLIC-S/-S2 Mode	Mode Description	Used SLIC-S/-S2 Battery Voltage
<b>PDH</b>	Power Down High Impedance	$V_{BATH}$
<b>PDRH</b>	Power Down Resistive High	$V_{BATH}$
<b>PDRHL</b>	Power Down Resistive High Load	$V_{BATH}$
<b>ACTL</b>	Active Low	$V_{BATL}$
<b>ACTH</b>	Active High	$V_{BATH}$
<b>ACTR</b>	Active Ring	$V_{BATH}, V_{HR}$
<b>HIT</b>	High Impedance on TIP	$V_{BATH}, V_{HR}$
<b>HIR</b>	High Impedance on RING	$V_{BATH}, V_{HR}$

With respect to the output impedance of TIP and RING, three Power Down modes have to be distinguished (see [Figure 5](#)):

**PDRH** is intended to reduce the power consumption of the linecard to a minimum by switching off the SLIC-S/-S2 completely. To allow off-hook detection, PDRH provides a connection of 5 k $\Omega$  each from TIP to  $V_{BGND}$  and RING to  $V_{BATH}$ , respectively, while the output buffers show high impedance (see [Figure 5](#)). The current through these resistors is sensed and transferred to the IT pin for off-hook supervision.

Preliminary

Functional Description

**PDH** offers high impedance at TIP and RING and can be used to separate the Tip and Ring lines from the SLIC-S/-S2 outputs for testing purposes or when an error condition occurs. In PDH mode the current sensors are switched off. Off-hook detection is not available. PDH is also the safe operating mode for the SLIC-S/-S2 in case of overtemperature.

**PDRHL** is used as a transition state at a mode change from PDRH or PDH to ACTH mode (automatically initiated by SLICOFI-2S/-2S2 at a mode change). It is the same mode as PDRH with the exception of a preload of  $C_{EXT}$ .

**Active (ACTL, ACTH):** These are the regular transmission modes for voiceband. The line-driving section is operated between  $V_{BATL}$ ,  $V_{BATH}$  and  $V_{BGND}$ .

**Active Ring (ACTR):** This mode is used for balanced ringing of up to 45 Vrms or for extended battery feeding to drive longer telephone lines. An additional positive battery voltage  $V_{HR}$  is used, making possible a higher voltage across the line.

**High Impedance (HIR/HIT):** In this mode each of the line outputs can be programmed to show high impedance. HIT switches off the TIP buffer, while HIR switches off the RING buffer. The current through the active buffer can still be measured by IT or IL.




Figure 5 TIP and RING Impedances in Power Down Modes

### 3 Electrical Characteristics

#### 3.1 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Battery voltage L	$V_{BATL}$ $V_{BATL} - V_{BATH}$	- 65 - 0.4	0.4	V	referred to $V_{BGND}$
Battery voltage	$V_{BATH}$	- 70	0.4	V	referred to $V_{BGND}$
Auxiliary supply voltage	$V_{HR}$	- 0.4	50	V	referred to $V_{BGND}$
Total battery supply voltage, continuous	$V_{HR} - V_{BATH}$	- 0.4	90	V	-
$V_{DD}$ supply voltage	$V_{DD}$	- 0.4	7	V	referred to $V_{AGND}$
Ground voltage difference	$V_{BGND} - V_{AGND}$	- 0.4	0.4	V	-
Input voltages	$V_{DCP}, V_{DCN},$ $V_{ACP}, V_{ACN},$ $V_{C1}, V_{C2}, V_{CMS}$	- 0.4	$V_{DD} + 0.4$	V	referred to $V_{AGND}$
Voltages on current outputs	$V_{IT}, V_{IL}$	- 0.4	$V_{DD} + 0.4$	V	referred to $V_{AGND}$
RING, TIP voltages, continuous	$V_R, V_T$	$V_{BATL} - 0.4$ $V_{BATH} - 0.4$ $V_{BATH} - 0.4$	0.4 0.4 $V_{HR} + 0.4$	V V V	ACTL ACTH, PDRH, PDRHL ACTR, PDH, HIT, HIR
RING, TIP, pulse < 10 ms	$P_R, P_T^{1)}$	-	t.b.d	W	all modes
RING, TIP voltages, pulse < 100 $\mu$ s	$V_R, V_T$	$V_{BATH} - 10$	$V_{HR} + 10$	V	all modes
RING, TIP voltages, pulse < 1 $\mu$ s	$V_R, V_T$	$V_{BATH} - 10$	$V_{HR} + 30$	V	all modes
Junction temperature	$T_j$	-	150 <sup>2)</sup>	$^{\circ}$ C	-
ESD voltage, all pins	-	-	1	kV	SDM (Socketed Device Model) <sup>3)</sup>

<sup>1)</sup> Power dissipation in the current limiting output buffer for Ring and Tip.

**Preliminary**
**Electrical Characteristics**

<sup>2)</sup> Even higher value is possible when internal junction temperature protection is operative.

<sup>3)</sup> EOS/ESD Assn. Standard DS5.3-1993.

*Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect the reliability of the device.*

*Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.*

### 3.2 Operating Range

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Battery voltage L <sup>1)</sup>	$V_{\text{BATL}}$	- 60	- 15	V	referred to $V_{\text{BGND}}$
Battery voltage H <sup>1)</sup>	$V_{\text{BATH}}$	- 65	- 20	V	referred to $V_{\text{BGND}}$
Auxiliary supply voltage	$V_{\text{HR}}$	5	45	V	referred to $V_{\text{BGND}}$
Total battery supply voltage	$V_{\text{HR}} - V_{\text{BATH}}$	-	90	V	-
$V_{\text{DD}}$ supply voltage	$V_{\text{DD}}$	4.75	5.25	V	referred to $V_{\text{BGND}}$
Ground voltage difference	-	- 0.4	0.4	V	-
Junction temperature	$T_{\text{j}}$	-	125	°C	simulated for a lifetime of 15 years
Voltage at pins IT, IL	$V_{\text{IT}}, V_{\text{IL}}$	- 0.4	3.5	V	referred to $V_{\text{AGND}}$
Input range $V_{\text{DCP}}, V_{\text{DCN}}, V_{\text{ACP}}, V_{\text{ACN}}$	$V_{\text{ACDC}}$	0	3.3	V	referred to $V_{\text{AGND}}$

<sup>1)</sup> If the battery switch is not used both pins VBATL and VBATH should be connected together externally. In this case the full voltage range of - 15 V to - 65 V can be used.

### 3.3 Thermal Resistances

Parameter	Symbol	Limit Values	Unit	Test Condition
Junction to case	$R_{\text{th, jC}}$	< 2	K/W	-
Junction to ambient	$R_{\text{th, jA}}$	< 50	K/W	without heatsink

**Preliminary**
**Electrical Characteristics**
**3.4 Electrical Parameters**

Minimum and maximum values are valid within the full operating range.

Functionality and performance is guaranteed for  $T_A = 0$  to  $70$  °C by production testing. Extended temperature range operation at  $-40$  °C  $< T_A < 85$  °C is guaranteed by design, characterization and periodically sampling and testing production devices at the temperature extremes.

Testing is performed according to the specific test figures. Unless otherwise stated, load impedance  $R_L = 600$  Ω,  $V_{BATH} = -48$  V,  $V_{BATL} = -24$  V,  $V_{HR} = +32$  V and  $V_{DD} = +5$  V,  $R_{IT} = 1$  kΩ,  $R_{IL} = 2$  kΩ,  $C_{EXT} = 470$  nF. Typical values are tested at  $T_A = 25$  °C.

**Supply Currents and Power Dissipation**

( $I_R = I_T = 0$  A;  $V_{CMS} = V_{ACP} = V_{ACN} = V_{DCP} = V_{DCN} = 1.5$  V)

No.	Parameter	Symbol	Mode	Limit Values			Unit
				min.	typ.	max.	

**Power Down High Impedance, Power Down Resistive High**

1.	$V_{DD}$ current	$I_{DD}$	PDH	–	120	–	μA
2.			PDRH	–	120	–	
3.	$V_{BATH}$ current	$I_{BATH}$	PDH	–	65	–	μA
4.			PDRH	–	80	–	
5.	$V_{BATL}$ current	$I_{BATL}$	PDH	–	0	–	μA
6.			PDRH	–	0	–	
7.	$V_{HR}$ current	$I_{HR}$	PDH	–	0	–	μA
8.			PDRH	–	0	–	
9.	Quiescent power dissipation	$P_Q$	PDH	–	3.7	–	mW
10.			PDRH	–	4.4	–	

**Power Down Resistive High Load**

11.	$V_{DD}$ current	$I_{DD}$	PDRHL	–	130	–	μA
12.	$V_{BATH}$ current	$I_{BATH}$	PDRHL	–	310	–	μA
13.	$V_{BATL}$ current	$I_{BATL}$	PDRHL	–	0	–	μA
14.	$V_{HR}$ current	$I_{HR}$	PDRHL	–	0	–	μA
15.	Quiescent power dissipation	$P_Q$	PDRHL	–	15.5	–	mW

**Preliminary**
**Electrical Characteristics**
**Supply Currents and Power Dissipation**
 $(I_R = I_T = 0 \text{ A}; V_{CMS} = V_{ACP} = V_{ACN} = V_{DCP} = V_{DCN} = 1.5 \text{ V})$  (cont'd)

No.	Parameter	Symbol	Mode	Limit Values			Unit
				min.	typ.	max.	

**Active Low**

16.	$V_{DD}$ current	$I_{DD}$	ACTL	–	1000	1200	$\mu\text{A}$
17.	$V_{BATH}$ current	$I_{BATH}$	ACTL	–	25	45	$\mu\text{A}$
18.	$V_{BATL}$ current	$I_{BATL}$	ACTL	–	2800	3400	$\mu\text{A}$
19.	$V_{HR}$ current	$I_{HR}$	ACTL	–	0	10	$\mu\text{A}$
20.	Quiescent power dissipation	$P_Q$	ACTL	–	73.4	89.8	mW

**Active High**

21.	$V_{DD}$ current	$I_{DD}$	ACTH	–	1000	1300	$\mu\text{A}$
22.	$V_{BATH}$ current	$I_{BATH}$	ACTH	–	3500	4300	$\mu\text{A}$
23.	$V_{BATL}$ current	$I_{BATL}$	ACTH	–	0	10	$\mu\text{A}$
24.	$V_{HR}$ current	$I_{HR}$	ACTH	–	0	10	$\mu\text{A}$
25.	Quiescent power dissipation	$P_Q$	ACTH	–	173	213.5	mW

**Active Ring**

26.	$V_{DD}$ current	$I_{DD}$	ACTR	–	500	700	$\mu\text{A}$
27.	$V_{BATH}$ current	$I_{BATH}$	ACTR	–	3100	3700	$\mu\text{A}$
28.	$V_{BATL}$ current	$I_{BATL}$	ACTR	–	0	10	$\mu\text{A}$
29.	$V_{HR}$ current	$I_{HR}$	ACTR	–	2300	2800	$\mu\text{A}$
30.	Quiescent power dissipation	$P_Q$	ACTR	–	225	271	mW

**High Impedance on RING, High Impedance on TIP**

31.	$V_{DD}$ current	$I_{DD}$	HIR, HIT	–	500	700	$\mu\text{A}$
32.	$V_{BATH}$ current	$I_{BATH}$	HIR, HIT	–	2100	2600	$\mu\text{A}$
33.	$V_{BATL}$ current	$I_{BATL}$	HIR, HIT	–	0	10	$\mu\text{A}$
34.	$V_{HR}$ current	$I_{HR}$	HIR, HIT	–	1500	2200	$\mu\text{A}$
35.	Quiescent power dissipation	$P_Q$	HIR, HIT	–	151	199	mW

### 3.4.1 Power Calculation PEB 4264/-2

The total power dissipation consists of the quiescent power dissipation  $P_Q$  given above, the current sensor power dissipation  $P_I$ , the gain stage power dissipation correction  $P_G$ <sup>1)</sup> and the output stage power dissipation  $P_O$ :

$$P_{\text{tot}} = P_Q + P_I + P_G + P_O$$

$$\text{with } P_Q = V_{DD} \times I_{DD} + |V_{BATH}| \times I_{BATH} + |V_{BATL}| \times I_{BATL} + V_{HR} \times I_{HR}$$

### 3.5 Power Up Sequence of Supply Voltages

The supply voltages of the SLIC-S/-S2 have to be applied in the following order to the respective pin:

- 1) Ground to pins AGND and BGND
- 2)  $V_{DD}$  to pin VDD
- 3)  $V_{BATH}$  to pin VBATH
- 4)  $V_{HR}$  to pin VHR and  $V_{BATL}$  to pin VBATL

If the  $V_{DD}$  voltage is applied more than one second later as  $V_{BATH}$ ,  $V_{HR}$  or  $V_{BATL}$  thermal damage of the SLIC can occur.

If the above sequence of the battery voltages can not be guaranteed, a diode (1N4007) has to be inserted in the VBATH line.

<sup>1)</sup> The gain stage power dissipation correction  $P_G$  is a correcting term necessary to ensure a correct power calculation if other as the defined supply voltages are used.

**Preliminary**
**Electrical Characteristics**
**3.6 DC Characteristics**
 $T_A = -40\text{ °C to }85\text{ °C}$ , unless otherwise stated.

**Table 4**

No.	Parameter	Symbol	Mode	Limit Values			Unit	Test Condition
				min.	typ.	max.		

**Line Termination TIP, RING**

36.	DC line voltage	$V_{TR,DC}$	ACTL, ACTH, ACTR	- 0.4	0	0.4	V	$V_{DCP} = V_{DCN} = V_{ACP} = V_{ACN}$ $= V_{CMS} = 1.5\text{ V}$
37.		$V_{TIP,DC}$	ACTL	- 13	- 12	- 11	V	$V_{DCP} = V_{DCN} = V_{ACP} = V_{ACN}$ $= V_{CMS} = 1.5\text{ V}$
38.			ACTH	- 25	- 24	- 23	V	$V_{DCP} = V_{DCN} = V_{ACP} = V_{ACN}$ $= V_{CMS} = 1.5\text{ V}$
39.			ACTR	- 12	- 10	- 8	V	$V_{DCP} = V_{DCN} = V_{ACP} = V_{ACN}$ $= V_{CMS} = 1.5\text{ V}$
40.		$V_{TR,DC}$	ACTH	23.5	24	24.5	V	$V_{DCP} - V_{CMS} = V_{CMS} - V_{DCN}$ $= 0.4\text{ V}$ ,
41.				- 24.5	- 24	- 23.5	V	$V_{ACP} = V_{ACN} = V_{CMS} = 1.5\text{ V}$ $V_{DCP} - V_{CMS} = V_{CMS} - V_{DCN}$ $= -0.4\text{ V}$ ,
42.	DC line voltage drop	$-V_{BATH}$ $-V_{TR,max}$	ACTH	-	2	3	V	$V_{ACP} = V_{ACN} = V_{CMS} = 1.5\text{ V}$ $I_{Ttrans} = 20\text{ mA}$ , $V_{DCP} - V_{CMS}$ $= V_{CMS} - V_{DCN} = 1.5\text{ V}$ ,
43.	Output current limit (see <a href="#">Figure 7</a> )	$ I_{R,max} $ , $ I_{T,max} $	ACTL, ACTH, ACTR, ROR, ROT	80	105	130	mA	$V_R, V_T$
44.		$ I_{T,max} $ $ I_{R,max} $	HIR HIT	80 80	105 105	130 130	mA mA	
45.	Loop open resistance TIP to $V_{BGND}$ (see <a href="#">Figure 8</a> )	$R_{TG}$	PDRHL, PDRH	4.25	5	5.75	k $\Omega$	$I_T = 2\text{ mA}$ , Temp = 25 °C <sup>1)</sup>
46.	Loop open resistance RING to $V_{BATH}$ (see <a href="#">Figure 8</a> )	$R_{RB}$	PDRHL, PDRH	4.25	5	5.75	k $\Omega$	$I_R = 2\text{ mA}$ , Temp = 25 °C <sup>1)</sup>

**Preliminary**
**Electrical Characteristics**
**Table 4 (cont'd)**

No.	Parameter	Symbol	Mode	Limit Values			Unit	Test Condition
				min.	typ.	max.		
47.	Power down output leakage current	$I_{Leak,R}$	PDH	-30	0	30	$\mu\text{A}$	$V_{BATH} < V_R < V_{HR}$
48.		$I_{Leak,T}$		-30	0	30	$\mu\text{A}$	$V_{BATH} < V_T < V_{HR}$
49.	High impedance output leakage current	$I_{Leak,R}$	HIR	-30	0	30	$\mu\text{A}$	$V_{BATH} < V_R < V_{HR} - 3$
50.		$I_{Leak,T}$	HIT	-30	0	30	$\mu\text{A}$	$V_{BATH} < V_T < V_{HR} - 3$

**Inputs DCP, DCN, ACP, ACN**

51.	Input resistance DCP, DCN	$R_{DC}$	ACTR, HIR, HIT	0.85	1	1.15	$\text{k}\Omega$	Temp = 25 °C <sup>1)</sup>
52.			all other	1.7	2	2.3	$\text{k}\Omega$	Temp = 25 °C <sup>1)</sup>
53.	Input resistance ACP, ACN	$R_{AC}$	all	8.0	10	12	$\text{k}\Omega$	Temp = 25 °C <sup>1)</sup>
54.	Input resistance VCMS	$R_{CMS}$	ACTR, HIR, HIT	1.39	1.64	1.89	$\text{k}\Omega$	Temp = 25 °C <sup>1)</sup>
55.			all other	2.55	3	3.45	$\text{k}\Omega$	Temp = 25 °C <sup>1)</sup>

**Current Outputs IT, IL**

56.	IT output current	$I_{IT}$	ACTL, ACTH	-15	0	15	$\mu\text{A}$	$I_R = I_T = 0 \text{ mA}$
57.	Transversal current ratio (guaranteed by design, see <a href="#">Figure 9</a> )	$I/G_{IT,DC}^{2)}$	ACTL, ACTH	49.5	50	50.5	-	$I_R = I_T = 20 \text{ mA}$
58.			ACTL, ACTH	49.5	50	50.5	-	$I_R = I_T = -20 \text{ mA}$
59.	Off-hook output current on $I_T$		PDRHL, PDRH	780	960	1140	$\mu\text{A}$	TIP/RING shorted $V_{BATH} = -48 \text{ V}$ Temp = 25 °C <sup>1)</sup>

**Preliminary**
**Electrical Characteristics**
**Table 4** (cont'd)

No.	Parameter	Symbol	Mode	Limit Values			Unit	Test Condition
				min.	typ.	max.		
60.	IL output current	$I_{IL}$	ACTL, ACTH	- 20	0	20	$\mu\text{A}$	$I_R = I_T = 20 \text{ mA}$
61.	(see <a href="#">Figure 9</a> )		ACTL, ACTH	25	50	75	$\mu\text{A}$	$I_R = 15 \text{ mA}$ , $I_T = 25 \text{ mA}$
62.			ACTL, ACTH	- 158	- 125	- 93	$\mu\text{A}$	$I_R = 62.5 \text{ mA}$ , $I_T = 37.5 \text{ mA}$

**Control Inputs C1, C2**

63.	H-input voltage	$V_{IH}$	all	2.7	-	$V_{DD} + 0.3$	V	-
64.	M-input voltage	$V_{IM}$	all	1.2	1.65	2.1	V	-
65.	L-input voltage	$V_{IL}$	all	- 0.3	-	0.6	V	-
66.	Input leakage current	$I_{Leak}$	all	- 5	0	5	$\mu\text{A}$	$0 < V_{C1} (V_{C2}) < V_{DD}$
67.	Thermal overload current C1	$I_{therm}$	ACTL, ACTH, ACTR, HIT, HIR	130	150	250	$\mu\text{A}$	$V_{C1} = 1.20 \text{ V}$
68.	Junction temperature protection Jtp (guaranteed by design)	$T_{jLIM}$	ACTL, ACTH, ACTR, HIT, HIR	-	165	-	$^{\circ}\text{C}$	-

1) The systematic temperature dependency of these resistances is + 0.1%/ $^{\circ}\text{C}$ .

2) The offset ( $I_R = I_T = 0 \text{ mA}$ ) has to be taken into account.

**Preliminary**
**Electrical Characteristics**
**3.7 AC Characteristics**
 $T_A = -40\text{ }^{\circ}\text{C}$  to  $85\text{ }^{\circ}\text{C}$ , unless otherwise stated.

**Table 5**

No.	Parameter	Symbol	Mode	Limit Values			Unit	Test Condition
				min.	typ.	max.		

**Line Termination TIP, RING**

69.	Receive gain	$G_r$	ACTL	5.925	6.0	6.075	–	$I_{\text{Trans,DC}} = 15\text{ mA (ACTL)}$ $I_{\text{Trans,DC}} = 25\text{ mA (ACTH)}$ $V_{\text{ACP}} - V_{\text{CMS}} = V_{\text{CMS}} - V_{\text{ACN}}$ $= 320\text{ mVrms}$ $f = 1015\text{ Hz}$
70.	(see <a href="#">Figure 10</a> )		ACTH	5.925	6.0	6.075	–	
71.	Total harmonic distortion $V_{\text{TR}}$ (see <a href="#">Figure 10</a> )	$THD$	ACTL, ACTH	–	0.03	0.3	%	$I_{\text{Trans,DC}} = 15\text{ mA (ACTL)}$ $I_{\text{Trans,DC}} = 25\text{ mA (ACTH)}$ $V_{\text{ACP}} - V_{\text{CMS}} = V_{\text{CMS}} - V_{\text{ACN}}$ $= 320\text{ mVrms}$ $f = 1015\text{ Hz}$
72.	Teletax distortion	$THD_{\text{TIX}}$	ACTL	–	0.4	2	%	$I_{\text{Trans,DC}} = 15\text{ mA (ACTL)}$ $I_{\text{Trans,DC}} = 0\text{ mA,}$ $I_{\text{Trans,DC}} = 25\text{ mA (ACTH)}$ $V_{\text{TR,AC}} = 5\text{ Vrms}$ $f = 16\text{ kHz, } R_L = 200\text{ }\Omega$
73.			ACTH	–	0.8	3	%	
74.	Psophometric noise (see <a href="#">Figure 10</a> )	$N_{\text{pVTR}}$	ACTL, ACTH	–	–78	–76	dBmp	$I_{\text{Trans,DC}} = 15\text{ mA (ACTL)}$ $I_{\text{Trans,DC}} = 25\text{ mA (ACTH)}$
75.	Longitudinal to transversal rejection ratio $V_{\text{long}}/V_{\text{TR}}$ (see <a href="#">Figure 11</a> )	$LTRR$	ACTL ACTH	60 60	70 70	– –	dB dB	$I_{\text{Trans,DC}} = 15\text{ mA (ACTL)}$ $I_{\text{Trans,DC}} = 25\text{ mA (ACTH)}$ $V_{\text{long}} = 3\text{ Vrms}$ $300\text{ Hz} < f < 3.4\text{ kHz}$
76.	Longitudinal to transversal rejection ratio $V_{\text{long}}/V_{\text{TR}}$ (loop) (see <a href="#">Figure 12</a> )	$LTRR\text{-}I$ <i>loop</i>	ACTH	54	58	–	dB	PEB 4264: $I_{\text{Trans,DC}} = 25\text{ mA}$ $V_{\text{long}} = 3\text{ Vrms}$ $300\text{ Hz} < f < 1\text{ kHz}$
77.				52	56	–	dB	$3.4\text{ kHz}$

**Preliminary**
**Electrical Characteristics**
**Table 5 (cont'd)**

No.	Parameter	Symbol	Mode	Limit Values			Unit	Test Condition		
				min.	typ.	max.				
78.	Longitudinal to transversal rejection ratio $V_{\text{long}}/V_{\text{TR}}$ (loop) (see <b>Figure 12</b> )	<i>LTRR-2 loop</i>	ACTH	61	65	–	dB	PEB 4264-2: $I_{\text{Trans,DC}} = 25 \text{ mA}$ $V_{\text{long}} = 3 \text{ Vrms}$ 300 Hz < $f$ < 1 kHz		
79.				56	60	–			dB	3.4 kHz
80.	Transversal to longitudinal rejection ratio $V_{\text{TR}}/V_{\text{long}}$ (see <b>Figure 13</b> )	<i>TLRR</i>	ACTL	48	58	–	dB	$I_{\text{Trans,DC}} = 15 \text{ mA (ACTL)}$ $I_{\text{Trans,DC}} = 25 \text{ mA (ACTH)}$ $V_{\text{ACP}} - V_{\text{CMS}} = V_{\text{CMS}} - V_{\text{ACN}}$ $= 960 \text{ mVrms}$ 300 Hz < $f$ < 3.4 kHz		
			ACTH	48	58	–			dB	
81.	Power supply rejection ratio  $V_{\text{BATL}}/V_{\text{TR}}$ $V_{\text{BATH}}/V_{\text{TR}}$ (see <b>Figure 10</b> ) $V_{\text{HR}}/V_{\text{TR}}$  $V_{\text{DD}}/V_{\text{TR}}$  reserved reserved reserved reserved reserved	<i>PSRR</i>	ACTL	40	60	–	dB	$I_{\text{Trans,DC}} = 25 \text{ mA (ACTH)}$ , $I_{\text{Trans,DC}} = 25 \text{ mA (ACTR)}$ $I_{\text{Trans,DC}} = 15 \text{ mA (ACTL)}$ $V_{\text{SupplyAC}} = 100 \text{ mVp}$ 300 Hz < $f$ < 3.4 kHz		
82.			ACTH	40	60	–			dB	
83.			ACTR	33	50	–			dB	
84.			ACTH, ACTR	33	45	–			dB	
85.			ACTL	33	50	–			dB	
86.			ACTH	33	50	–			dB	
87.			ACTR	25	35	–			dB	
88.										
89.										
90.										
91.										
92.										
93.										
94.	Ringing amplitude TIP/ RING	$V_{\text{RNG0}}$	ACTR	43	45	47	Vrms	$V_{\text{DCP}} - V_{\text{DCN}} = 0.15 \text{ V (DC)}$ + 0.75 Vrms (sine wave), $V_{\text{HR}} = + 32 \text{ V}$ $R_{\text{line}} = 1500 \Omega$ , $R_{\text{R}} = 450 \Omega$ , $C_{\text{R}} = 3.4 \mu\text{F}$ , $f = 20 \text{ Hz}$		
95.	Ringing amplitude ringer	$V_{\text{RNG}}$		33	35	37	Vrms			
96.	Ringing distortion (see <b>Figure 14</b> )	RD		–	0.1	2	%			

**Preliminary**
**Electrical Characteristics**
**Table 5** (cont'd)

No.	Parameter	Symbol	Mode	Limit Values			Unit	Test Condition
				min.	typ.	max.		
97.	Transversal current ratio (see <a href="#">Figure 10</a> )	$I/G_{it}$	ACTL	49.5	50	50.5	–	$I_{Trans,DC} = 15\text{ mA}$ , $I_{Trans,DC} = -15\text{ mA}$ (ACTL)
98.			ACTH	49.5	50	50.5	–	
99.	Total harmonic distortion $V_{IT}$ (see <a href="#">Figure 10</a> )	$THD_{IT}$	ACTL,	–	0.02	0.3	%	$I_{Trans,DC} = 15\text{ mA}$ (ACTL) $I_{Trans,DC} = 0\text{ mA}$ , $I_{Trans,DC} = 25\text{ mA}$ (ACTH) $V_{ACP} - V_{CMS} = V_{CMS} - V_{ACN}$ $= 320\text{ mVrms}$ $f = 1015\text{ Hz}$
100.			ACTH	–	0.3	1.5	%	
					–	0.01	0.3	
101.	Psophometric noise (see <a href="#">Figure 10</a> )	$N_{pVIT}$	ACTL, ACTH	–	– 107	– 105	dBmp	$I_{Trans,DC} = 15\text{ mA}$ (ACTL) $I_{Trans,DC} = 25\text{ mA}$ (ACTH)
102.	Longitudinal to transversal current output rejection ratio $V_{long}/V_{IT}$ (see <a href="#">Figure 11</a> )	$LITRR$	ACTL	78	81	–	dB	$I_{Trans,DC} = 15\text{ mA}$ , $I_{Trans,DC} = -15\text{ mA}$ (ACTL) $I_{Trans,DC} = 25\text{ mA}$ , $I_{Trans,DC} = -25\text{ mA}$ (ACTH), $V_{long} = 3\text{ Vrms}$ $300\text{ Hz} < f < 3.4\text{ kHz}$
103.			ACTH	78	81	–	dB	
	Power supply rejection ratio	$PSRR$						$I_{Trans,DC} = 25\text{ mA}$ (ACTH), $I_{Trans,DC} = 25\text{ mA}$ (ACTR) $I_{Trans,DC} = 15\text{ mA}$ (ACTL) $V_{SupplyAC} = 100\text{ mVp}$ $300\text{ Hz} < f < 3.4\text{ kHz}$
104.	$V_{BATL}/V_{IT}$		ACTL	50	60	–	dB	
105.	$V_{BATH}/V_{IT}$		ACTH	60	70	–	dB	
106.	$V_{HR}/V_{IT}$		ACTR	60	70	–	dB	
107.	$V_{HR}/V_{IT}$		ACTR	50	60	–	dB	
108.	$V_{DD}/V_{IT}$ (see <a href="#">Figure 10</a> )		ACTL	55	70	–	dB	
			ACTH	55	70	–	dB	
			ACTR	50	60	–	dB	

## 4 Test Figures and Application Circuits




Figure 6 Minimal Application Circuit




Figure 7 Output Current Limit




Figure 8 Output Resistance PDRH, PDRHL




Figure 9 Current Outputs IT, IL




Figure 10 Transmission Characteristics




Figure 11 Longitudinal to Transversal Rejection




Figure 12 Longitudinal to Transversal Rejection Loop




Figure 13 Transversal to Longitudinal Rejection





Figure 14 Ring Amplitude

## 5 Package Outlines



*Note: The SLIC is only available in a P-DSO-20-5 package with heatsink on top. Please note that the pin counting for the P-DSO-20-5 package is clockwise (top view) in contrast to similar type packages which mostly count counterclockwise.*

### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our data book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm

## Infineon goes for Business Excellence

“Business excellence means intelligent approaches and clearly defined processes, which are both constantly under review and ultimately lead to good operating results.

Better operating results and business excellence mean less idleness and wastefulness for all of us, more professional success, more accurate information, a better overview and, thereby, less frustration and more satisfaction.”

Dr. Ulrich Schumacher

<http://www.infineon.com>