

# SN54ALS299, SN54ALS323, SN54AS299, SN54AS323 SN74ALS299, SN74ALS323, SN74AS299, SN74AS323 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

D2661, DECEMBER 1982—REVISED MAY 1986

- Multiplexed I/O Ports Provides Improved Bit Density
- Four Modes of Operation: Hold (Store), Shift Right, Shift Left, and Load Data
- Operates with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- 'ALS299 and AS299 Have Direct Overriding Clear
- 'ALS323 and AS323 Have Synchronous Clear
- Application:
  - Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


## description

These eight-bit universal registers feature multiplexed I/O ports to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.


Synchronous parallel loading is accomplished by taking both function-select lines S0 and S1 high. This places the three-state outputs in a high-impedance state and permits data that is applied on the I/O ports to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. Clearing occurs asynchronously on 'ALS299, 'AS299 and synchronously on 'ALS323, 'AS323 when  $\overline{\text{CLR}}$  is low. Taking either of the output controls,  $\overline{\text{G1}}$  or  $\overline{\text{G2}}$ , high disables the outputs but this has no effect on clearing, shifting, or storage of data.

The SN54' family is characterized for operation over the full military range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74' family is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54ALS', SN54AS' ... J PACKAGE  
SN74ALS', SN74AS' ... DW OR N PACKAGE  
(TOP VIEW)



SN54ALS', SN54AS' ... FK PACKAGE  
(TOP VIEW)



This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.


**SN54ALS299, SN54ALS323, SN54AS299, SN54AS323  
SN74ALS299, SN74ALS323, SN74AS299, SN74AS323  
8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS**

FUNCTION TABLE

MODE	INPUTS							I/O PORTS								OUTPUTS		
	CLR	S1	S0	OUTPUT CONTROL		CLK	SL	SR	A/QA	B/QB	C/QC	D/QD	E/QE	F/QF	G/QG	H/QH	QA'	QH'
				G1	G2													
Clear (ALS299) (AS299)	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
Clear (ALS323) (AS323)	L	X	L	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	↑	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	↑	X	X	X	X	X	X	X	X	X	X	X	X
Hold	H	L	L	L	L	X	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
	H	X	X	L	L	L	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
Shift Right	H	L	H	L	L	↑	X	H	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	H	QH <sub>n</sub>
	H	L	H	L	L	↑	X	L	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	L	QH <sub>n</sub>
Shift Left	H	H	L	L	L	↑	H	X	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	QH <sub>n</sub>	H	QA <sub>n</sub>	H
	H	H	L	L	L	↑	L	X	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	QH <sub>n</sub>	L	QA <sub>n</sub>	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, and N packages.


2

ALS and AS Circuits

# SN54ALS299, SN54ALS323, SN54AS299, SN54AS323 SN74ALS299, SN74ALS323, SN74AS299, SN74AS323

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

logic diagrams (positive logic)



Pin numbers shown are for DW, J, and N packages.

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC</sub> .....	7 V
Input voltage: All inputs .....	7 V
I/O ports .....	5.5 V
Operating free-air temperature range: SN54ALS', SN54AS' .....	-55°C to 125°C
SN74ALS', SN74AS' .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C

# SN54ALS299, SN54ALS323, SN74ALS299, SN74ALS323

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

### recommended operating conditions

		SN54ALS299 SN54ALS323			SN74ALS299 SN74ALS323			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage				0.8			V	
I <sub>OH</sub>	High-level output current	Q <sub>A</sub> ' or Q <sub>H</sub> '		-0.4		-0.4		mA	
		Q <sub>A</sub> thru Q <sub>H</sub>		-1		-2.6			
I <sub>OL</sub>	Low-level output current	Q <sub>A</sub> ' or Q <sub>H</sub> '		4		8		mA	
		Q <sub>A</sub> thru Q <sub>H</sub>		12		24			
f <sub>clock</sub>	Clock frequency (at 50% duty cycle)	0		17		30		MHz	
t <sub>w</sub>	Pulse duration	CLK high or low		22		16.5		ns	
		CLR low ('ALS299)		12		10			
t <sub>su</sub>	Setup time before CLK ↑	Select		25		20		ns	
		Serial or Parallel data	High level		18		16		
			Low level		15		6		
		CLR inactive ('ALS299)		15		15			
		CLR active ('ALS323)		25		20			
		CLR inactive ('ALS323)		18		16			
t <sub>h</sub>	Hold time after CLK ↑	Select		0		0		ns	
		Serial or parallel data		0		0			
T <sub>A</sub>	Operating free-air temperature	-55		125		0		70°	

2

ALS and AS Circuits

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54ALS299 SN54ALS323		SN74ALS299 SN74ALS323		UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.5		-1.5		V
V <sub>OH</sub>	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -0.4 mA		V <sub>CC</sub> -2		V <sub>CC</sub> -2		V
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -1 mA		2.4 3.3				
V <sub>OL</sub>	Q <sub>A</sub> ' or Q <sub>H</sub> '	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4 mA		0.25 0.4		0.25 0.4		V
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 8 mA				0.35 0.5		
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA		0.25 0.4		0.25 0.4		
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 24 mA				0.35 0.5		
I <sub>I</sub>	A thru H	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V		0.1		0.1		mA
	Any other	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V		0.1		0.1		
I <sub>IH</sub> <sup>‡</sup>		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V		20		20		μA
I <sub>IL</sub> <sup>‡</sup>	SO, S1, SR, SL	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V		-0.2		-0.2		mA
	All others			-0.1		-0.1		
I <sub>O</sub> <sup>§</sup>	Q <sub>A</sub> ', Q <sub>H</sub> '	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V		-15 -70		-15 -70		mA
	Q <sub>A</sub> thru Q <sub>H</sub>			-30 -112		-30 -112		
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V		Outputs high		15 28		mA
				Outputs low		22 38		
				Outputs disabled		23 40		

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>For I/O ports (Q<sub>A</sub> through Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>.

# SN54ALS299, SN54ALS323, SN74ALS299, SN74ALS323

## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$				UNIT
			SN54ALS299		SN74ALS299		
			SN54ALS323		SN74ALS323		
			MIN	MAX	MIN	MAX	
$f_{max}$			17		30	MHz	
$t_{PLH}$	CLK	$Q_A$ thru $Q_H$	2	19	4	13	ns
$t_{PHL}$			4	25	7	19	
$t_{PLH}$	CLK	$Q_{A'}$ or $Q_{H'}$	2	21	5	15	ns
$t_{PHL}$			4	22	8	18	
$t_{PHL}$	CLR (ALS299 only)	$Q_A$ thru $Q_H$	6	29	6	22	ns
		$Q_{A'}$ or $Q_{H'}$	6	29	6	22	
$t_{PZH}$	$\bar{G}_1, \bar{G}_2$	$Q_A$ thru $Q_H$	5	22	6	16	ns
$t_{PZL}$			6	26	8	22	
$t_{PZH}$	S0, S1	$Q_A$ thru $Q_H$	5	21	7	17	ns
$t_{PZL}$			6	26	8	22	
$t_{PHZ}$	$\bar{G}_1, \bar{G}_2$	$Q_A$ thru $Q_H$	1	15	1	8	ns
$t_{PLZ}$			5	38	5	15	
$t_{PHZ}$	S0, S1	$Q_A$ thru $Q_H$	1	16	1	12	ns
$t_{PLZ}$			8	34	8	25	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

**2**  
ALS and AS Circuits

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

recommended operating conditions

		SN54AS299 SN54AS323			SN74AS299 SN74AS323			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage	4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage	2			2			V	
V <sub>IL</sub>	Low-level input voltage	0.8			0.8			V	
I <sub>OH</sub>	High-level output current	Q <sub>A</sub> ' or Q <sub>H</sub> '		-2			-2	mA	
		Q <sub>A</sub> thru Q <sub>H</sub>		-12			-15		
I <sub>OL</sub>	Low-level output current	Q <sub>A</sub> ' or Q <sub>H</sub> '		20		20		mA	
		Q <sub>A</sub> thru Q <sub>H</sub>		32		48			
f <sub>clock</sub>	Clock frequency (at 50% duty cycle)							MHz	
t <sub>w</sub>	Pulse duration	CLK high or low						ns	
		CL <sub>R</sub> low ('AS299)							
t <sub>su</sub>	Setup time before CLK <sup>†</sup>	Select						ns	
		Serial or		High level					
		Parallel data		Low level					
		CL <sub>R</sub> inactive ('AS299)							
		CL <sub>R</sub> active ('AS323)							
		CL <sub>R</sub> inactive ('AS323)							
t <sub>h</sub>	Hold time after CLK <sup>†</sup>	Select						ns	
		Serial or parallel data							
T <sub>A</sub>	Operating free-air temperature	-55		125		0		70	°C

2  
ALS and AS Circuits

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54AS299 SN54AS323			SN74AS299 SN74AS323			UNIT
				MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA		-1.2			-1.2			V
V <sub>OH</sub>	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V, I <sub>OH</sub> = -2 mA		V <sub>CC</sub> - 2			V <sub>CC</sub> - 2			V
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -12 mA		2.4 3.2						
		V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -15 mA					2.4 3.2			
V <sub>OL</sub>	Q <sub>A</sub> ' or Q <sub>H</sub> '	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 20 mA		0.25 0.5		0.25 0.5				V
	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 32 mA		0.25 0.5						
		V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 48 mA						0.35 0.5		
I <sub>I</sub>	A thru H	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V								mA
	Any other	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 7 V								
I <sub>IH</sub> <sup>‡</sup>		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V								μA
I <sub>IL</sub> <sup>‡</sup>		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.4 V								mA
I <sub>O5</sub> <sup>§</sup>		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 2.25 V		-30 -112		-30 -112				mA
I <sub>CC</sub>		V <sub>CC</sub> = 5.5 V		Outputs high						mA
				Outputs low						
				Outputs disabled		95		95		

<sup>†</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>‡</sup>For I/O ports (Q<sub>A</sub> through Q<sub>H</sub>), the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

<sup>§</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>O5</sub>.

switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V,}$ $C_L = 50 \text{ pF,}$ $R_1 = 500 \Omega,$ $R_2 = 500 \Omega,$ $T_A = \text{MIN to MAX}$						UNIT
			SN54AS299 SN54AS323			SN74AS299 SN74AS323			
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$f_{\text{max}}$									MHz
$t_{\text{PLH}}$	CLK	$Q_A$ thru $Q_H$	10			10			ns
$t_{\text{PHL}}$			10			10			
$t_{\text{PLH}}$	CLK	$Q_A'$ or $Q_H'$	10			10			
$t_{\text{PHL}}$			10			10			
$t_{\text{PHL}}$	$\overline{\text{CLR}}$	$Q_A$ thru $Q_H$	12			12			ns
		$Q_A'$ or $Q_H'$	12			12			
$t_{\text{PZH}}$	$\overline{G}_1, \overline{G}_2$	$Q_A$ thru $Q_H$	10			10			ns
$t_{\text{PZL}}$			10			10			
$t_{\text{PZH}}$	S0, S1	$Q_A$ thru $Q_H$	10			10			ns
$t_{\text{PZL}}$			10			10			
$t_{\text{PHZ}}$	$\overline{G}_1, \overline{G}_2$	$Q_A$ thru $Q_H$	7			7			ns
$t_{\text{PLZ}}$			7			7			
$t_{\text{PHZ}}$	S0, S1	$Q_A$ thru $Q_H$	7			7			ns
$t_{\text{PLZ}}$			7			7			

<sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V, } T_A = 25^\circ\text{C.}$

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

# 2

## ALS and AS Circuits


**SN54ALS323, SN54AS323  
SN74ALS323, SN74AS323**

**8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS**


D2661, DECEMBER 1982—REVISED MAY 1986

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation: Hold (Store), Shift Right, Shift Left, and Load Data
- Operates with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- 'ALS323 and 'AS323 Have Synchronous Clear
- Application:  
Stacked or Push-Down Registers, Buffer Storage, and Accumulator Registers
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

SN54ALS', SN54AS' . . . J PACKAGE  
SN74ALS', SN74AS' . . . DW OR N PACKAGE  
(TOP VIEW)



SN54ALS', SN54AS' . . . FK PACKAGE  
(TOP VIEW)



For complete information on the SN54ALS323, SN54AS323, SN74ALS323, SN74AS323, see page 2-343.