

Document No.	853-1380
ECN No.	01043
Date of Issue	November 12, 1990
Status	Product Specification
Memory Products	

# 27C210

## 1 MEG CMOS EPROM (64K × 16)

### DESCRIPTION

Philips Components-Signetics 27C210 CMOS EPROM is a 1,048,576-bit 5V read only memory organized as 65,536 words of 16 bits each. It employs advanced CMOS circuitry for systems requiring low power, high-performance speeds, and immunity to noise. The 27C210 has a non-multiplexed addressing interface and is plug-compatible with the industry standard 27210.

Quick-pulse programming is employed on plastic devices which may speed up programming by as much as one hundred times. In the absence of quick-pulse programming equipment, the intelligent programming algorithm may be utilized.

The 27C210 is offered in windowed Ceramic Dual In-Line, Plastic Dual In-Line and Plastic Leaded Chip Carrier (PLCC) packages. This device can be programmed with standard EPROM programmers.


### FEATURES

- Low power consumption
  - 100µA maximum CMOS standby current
- High-performance speed
  - 120ns maximum access time
- Noise immunity features
  - ±10% V<sub>CC</sub> tolerance
  - Maximum latch-up immunity through Epitaxial processing
- Quick-pulse programming algorithm


### PIN DESCRIPTION

A0 - A15	Address
O0 - O15	Outputs
OE	Output Enable
CE	Chip Enable
PGM	Program Enable
NC	No Connection
GND	Ground
V <sub>PP</sub>	Program voltage
V <sub>CC</sub>	Power supply
DU	Don't Use

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



**1 MEG CMOS EPROM (64K × 16)****27C210****READ MODE**

The 27C210 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate

data from the output pins. Data is available at the outputs after a delay of  $t_{OE}$  from the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

**STANDBY MODE**

The 27C210 has a standby mode which reduces the maximum  $V_{CC}$  current to 100 $\mu$ A. It is placed in the Standby mode when  $\overline{CE}$  is in the High state. When in the Standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

**ORDERING INFORMATION**

DESCRIPTION	ORDER CODE	
	COMMERCIAL	INDUSTRIAL
40-Pin Ceramic Dual In-Line with quartz window 600mil-wide	27C210-12 FA 27C210-15 FA 27C210-20 FA	27C210I15 FA 27C210I20 FA
40-Pin Plastic Dual In-Line 600mil-wide	27C210-12 N 27C210-15 N 27C210-20 N	27C210I15 N 27C210I20 N
44-Pin Plastic Leaded Chip Carrier 0.69 × 0.6	27C210-12 A 27C210-15 A 27C210-20 A	27C210I15 A 27C210I20 A

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATING	UNIT
$T_{stg}$	Storage temperature range	-65 to +125	°C
$V_I, V_O$	Voltage inputs and outputs	-0.6 to 6.5	V
$V_H$	Voltage on A9 <sup>2</sup> (during intelligent identifier interrogation)	-0.6 to +13.0	V
$V_{PP}$	Voltage on $V_{PP}^2$ (during programming)	-0.6 to +14.0	V
$V_{CC}$	Supply voltage <sup>2</sup>	-0.6 to +7.0	V

**NOTES:**

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- All voltages are with respect to network ground.

**DEVICE OPERATION<sup>1</sup>**

MODE	$\overline{CE}$	$\overline{OE}$	PGM	$V_{PP}^2$	OUTPUTS
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{CC}$	$D_{OUT}$
Output Disable	$V_{IL}$	$V_{IH}$	$V_{IH}$	$V_{CC}$	Hi-Z
Standby	$V_{IH}$	X <sup>3</sup>	X <sup>3</sup>	$V_{CC}$	Hi-Z

**OPERATING TEMPERATURE RANGE**

PARAMETER	RATING (°C)
Operating temperature range: $T_{amb}$	COMMERCIAL 0 to +70
	INDUSTRIAL -40 to +85

**NOTES:**

- All voltages are with respect to network ground.
- $V_{PP}$  may be one diode voltage drop below  $V_{CC}$ , and can be connected directly to  $V_{CC}$ .
- X can be  $V_{IH}$  or  $V_{IL}$ .

## 1 MEG CMOS EPROM (64K × 16)

27C210

## DC ELECTRICAL CHARACTERISTICS

Over operating temperature range,  $+4.5V \leq V_{CC} \leq +5.5V$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP <sup>3</sup>	MAX	
<b>Input current</b>						
$I_{IH}$	Leakage High	$V_{IN} = 5.5V = V_{CC}$		0.01	1.0	$\mu A$
$I_{IL}$	Leakage Low	$V_{IL} = 0V$		0.01	-1.0	$\mu A$
$I_{PP}$	$V_{PP}$ read	$V_{PP} = V_{CC}$			10	$\mu A$
<b>Output current</b>						
$I_{LO}$	Leakage	$\overline{CE}$ or $CE = V_{IH}$ , $V_{OUT} = 5.5V = V_{CC}$	-10.0		10.0	$\mu A$
$I_{OS}$	Short circuit <sup>7,9</sup>	$V_{OUT} = 0V$			100	mA
<b>Supply current</b>						
$I_{CC}$ TTL	Operating (TTL inputs) <sup>4,6</sup>	$\overline{CE} = \overline{OE} = V_{IL}$ , $f = 8.3MHz$ $V_{PP} = V_{CC}$ , $O0 - O15 = 0mA$			50	mA
$I_{CC}$ CMOS	Operating (CMOS inputs) <sup>4,6</sup>	$\overline{CE} = GND$ , $f = 8.3MHz$ Inputs = $V_{CC}$ or $GND$ , $I/O = 0mA$			30	mA
$I_{SB}$ TTL	Standby (TTL inputs) <sup>4</sup>	$\overline{CE} = V_{IH}$			1.0	mA
$I_{SB}$ CMOS	Standby (CMOS inputs) <sup>5</sup>	$\overline{CE} = V_{IH}$			100	$\mu A$
<b>Input voltage <sup>2</sup></b>						
$V_{IL}$	Low (TTL)	$V_{PP} = V_{CC}$	-0.5		0.8	V
$V_{IL}$	Low (CMOS)	$V_{PP} = V_{CC}$	-0.2		0.2	V
$V_{IH}$	High (TTL)	$V_{PP} = V_{CC}$	2.0		$V_{CC} + 0.5$	V
$V_{IH}$	High (CMOS)	$V_{PP} = V_{CC}$	$V_{CC} - 2.0$		$V_{CC} + 0.2$	V
$V_{PP}$	Read <sup>8</sup>	(Operating)	$V_{CC} - 0.7$		$V_{CC}$	V
<b>Output voltage <sup>2</sup></b>						
$V_{OL}$	Low	$I_{OL} = 2.1mA$			0.45	V
$V_{OH}$	High	$I_{OH} = -2.5mA$	3.5			V
<b>Capacitance <sup>9</sup> <math>T_{amb} = 25^\circ C</math></b>						
$C_{IN}$	Address and control	$V_{CC} = 5.0V$ , $f = 1.0MHz$			6	pF
$C_{OUT}$	Outputs	$V_{IN} = 0V$ , $V_{OUT} = 0V$			12	pF

## NOTES:

- Minimum DC input voltage is -0.5V. During transitions the inputs may undershoot to -2.0V for periods less than 20ns.
- All voltages are with respect to network ground.
- Typical limits are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^\circ C$ .
- TTL inputs: Spec  $V_{IL}$ ,  $V_{IH}$  levels.  
CMOS inputs:  $GND \pm 0.2V$  to  $V_{CC} \pm 0.2V$ .
- $CE$  is  $V_{CC} \pm 0.2V$ . All other inputs can have any value within spec.
- Maximum active power usage is the sum of  $I_{PP} + I_{CC}$  and is measured at a frequency of 8.3MHz.
- Test one output at a time, duration should not exceed 1 second.
- $V_{PP}$  may be one diode voltage drop below  $V_{CC}$ , and can be connected directly to  $V_{CC}$ .
- Guaranteed by design, not 100% tested.

# 1 MEG CMOS EPROM (64K × 16)

# 27C210

## AC ELECTRICAL CHARACTERISTICS


Over operating temperature range,  $+4.5V \leq V_{CC} \leq +5.5V$ ,  $R_L = 660\Omega$ ,  $C_L = 100pF$

SYMBOL	TO	FROM	27C210-12		27C210-15 27C210I15		27C210-20 27C210I20		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
<b>Access time<sup>1</sup></b>									
$t_{ACC}$	Output	Address		120		150		200	ns
$t_{CE}$	Output	$\overline{CE}$		120		150		200	ns
$t_{OE}^3$	Output	$\overline{OE}$		50		60		70	ns
<b>Disable time<sup>2</sup></b>									
$t_{DF}$	Output Hi-Z	$\overline{OE}$		30		50		60	ns
$t_{OH}$	Output hold	Address, $\overline{CE}$ or $\overline{OE}$	0		0		0		ns


**NOTES:**

- AC characteristics are tested at  $V_{IH} = 2.4V$  and  $V_{IL} = 0.45V$ . Timing measurements made at  $V_{OL} = 0.8V$  and  $V_{OH} = 2.0V$ .
- Guaranteed by design, not 100% tested.
- $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .

## AC VOLTAGE WAVEFORMS



## AC TESTING LOAD CIRCUIT



# 1 MEG CMOS EPROM (64K × 16)

# 27C210

## PROGRAMMING INFORMATION

Complete programming system specifications for both the intelligent programming method and for the quick-pulse programming method are available upon request from Signetics.

Signetics encourages the purchase of programming equipment from a manufacturer who has a full line of programming products to offer. Signetics also encourages the manufacturers of 27C210 programming equipment to submit their equipment for verification of electrical parameters and programming procedures. Information on manufacturers offering equipment certified by Signetics is available upon request from Signetics Memory Marketing.

## PROGRAMMING THE 27C210

*Caution:* Exceeding 14.0V on V<sub>PP</sub> pin may permanently damage the 27C210.

Initially, all bits of the 27C210 are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word.

The data to be programmed is applied 16 bits in parallel to the data output pins. The levels required for the address and data inputs are standard TTL logic levels.

## QUICK-PULSE PROGRAMMING ALGORITHM

Signetics plastic EPROMs can be programmed using the quick-pulse programming algorithm to substantially reduce the throughput time in the production environment. This algorithm typically allows plastic devices to be programmed in under twelve seconds, a significant improvement over previous algorithms. Actual programming time is a function of the PROM programming equipment being used.

The quick-pulse programming algorithm uses initial pulses of 100μs followed by a byte verification to determine when the address byte has been successfully programmed. Up to 25 100μs pulses per byte are provided before a failure is recognized (refer to the following pages for algorithm specifications).

## ERASURE CHARACTERISTICS

The erasure characteristics of the 27C210 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000 - 4000 Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 27C210 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 27C210 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the 27C210 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000μW/cm<sup>2</sup> power rating. The 27C210 should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a 27C210 can be exposed to without damage is 7258Wsec/cm<sup>2</sup> (1 week @ 12000μW/cm<sup>2</sup>). Exposure of these CMOS EPROMs to high intensity UV light for longer periods may cause permanent damage.

## INTELLIGENT PROGRAMMING ALGORITHM

The 27C210 intelligent programming algorithms rapidly program CMOS EPROMs using an efficient and reliable method particularly suited to the production programming environment. Actual programming times may vary due to differences in programming equipment.

The intelligent identifier also provides the reading out of a binary code from an EPROM that will identify its manufacturer and type. This is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25° ± 5°C ambient temperature range that is required when programming the 27C210. To activate this mode, the programming equipment must force 11.5V to 12.5V on address A9 of the 27C210. Two bytes may then be read from the device outputs by toggling address line A0 from V<sub>IL</sub> to V<sub>IH</sub>. The CE, OE and all other address lines must be at V<sub>IL</sub> during interrogation.

The identifier information for Signetics 27C210 is as follows:

When A0 = V <sub>IL</sub> data is "Manufacturer"	FF15(HEX)
When A0 = V <sub>IH</sub> data is "Product"	FF17(HEX)

Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. The programming algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is 1ms, which is then followed by a longer overprogram pulse of 3Xms. X is an iteration counter and is equal to the number of the initial 1ms pulses applied to a particular location before a correct verify occurs. Up to 25 1ms pulses per byte are provided for before the overprogram pulse is applied (refer to the following pages for algorithm specifications).

## CMOS NOISE CHARACTERISTICS

Special epitaxial processing techniques have enabled Signetics to build CMOS with features that add to system reliability. These include input/output protection to latch-up for stresses up to 100mA on Address and Data pins that range from -1V to (V<sub>CC</sub> + 1V). In addition, the V<sub>PP</sub> (Programming) pin is designed to resist latch-up to the 14V maximum device limit.

## SIGNETICS DISCOURAGES THE CONSTRUCTION AND USE OF "HOMEMADE" PROGRAMMING EQUIPMENT

In order to consistently achieve excellent programming yields, periodic calibration of the programming equipment is required. Consult the equipment manufacturer for the recommended calibration interval. Signetics warranty for programmability extends only to product that has been programmed on certified equipment that has been serviced to the manufacturers recommendation.

## 1 MEG CMOS EPROM (64K × 16)

27C210

## INTELLIGENT PROGRAMMING ALGORITHM

## DC PROGRAMMING CHARACTERISTICS

 $T_{amb} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ,  $V_{CC} = 6.0\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = 12.5\text{V} \pm 0.5\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			MIN	MAX	
$I_i$	Input current (all inputs)	$V_{IN} = V_{IL}$ or $V_{IH}$		1.0	$\mu\text{A}$
$V_{IL}$	Input low level (all inputs)		-0.1	0.8	V
$V_{IH}$	Input high level		2.4	6.5	V
$V_{OL}$	Output low voltage during verify	$I_{OL} = 2.1\text{mA}$		0.45	V
$V_{OH}$	Output high voltage during verify	$I_{OH} = -2.5\text{mA}$	3.5		V
$I_{CC2}$	$V_{CC}$ supply current	$\text{OE} = 15 = 0\text{mA}$		50	mA
$I_{PP2}$	$V_{PP}$ supply current (program)	$\text{OE} = V_{IL}$		50	mA

## AC PROGRAMMING CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
$t_{AS}$	Address setup time		2			$\mu\text{s}$
$t_{OES}$	$\text{OE}$ setup time		2			$\mu\text{s}$
$t_{DS}$	Data setup time		2			$\mu\text{s}$
$t_{AH}$	Address hold time		0			$\mu\text{s}$
$t_{DH}$	Data hold time		2			$\mu\text{s}$
$t_{DFP}^3$	$\text{OE}$ high to output float delay		0		130	ns
$t_{VPS}$	$V_{PP}$ setup time		2			$\mu\text{s}$
$t_{VCS}$	$V_{CC}$ setup time		2			$\mu\text{s}$
$t_{CES}$	$\text{OE}$ setup time		2			$\mu\text{s}$
$t_{PW}$	$\text{OE}$ initial program pulse width	Note 1	0.95	1.0	1.05	ms
$t_{OPW}$	$\text{OE}$ overprogram pulse width	Note 2	2.85		78.75	ms
$t_{OE}$	Data valid from $\text{OE}$				150	$\mu\text{s}$

## AC CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V and 2.0V
Output Timing Reference Level	0.8V and 2.0V


## NOTES:

- Initial program pulse width tolerance is  $1\text{ms} \pm 5\%$ .
- The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of iteration counter value X.
- The parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.
- During programming, a 0.1 $\mu\text{F}$  capacitor is required from  $V_{PP}$  to GND node, to suppress voltage transients that can damage the device.

# 1 MEG CMOS EPROM (64K × 16)

## 27C210


### INTELLIGENT PROGRAMMING ALGORITHM WAVEFORMS



1 MEG CMOS EPROM (64K × 16)

27C210

INTELLIGENT PROGRAMMING ALGORITHM FLOWCHART



**1 MEG CMOS EPROM (64K × 16)****27C210****QUICK PULSE PROGRAMMING ALGORITHM****DC PROGRAMMING CHARACTERISTICS** $T_{amb} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ,  $V_{CC} = 6.25\text{V} \pm 0.25\text{V}$ ,  $V_{PP} = 12.75\text{V} \pm 0.25\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			MIN	MAX	
$I_I$	Input current (all inputs)	$V_{IN} = V_{IL}$ or $V_{IH}$		1.0	$\mu\text{A}$
$V_{IL}$	Input low level (all inputs)		-0.1	0.8	V
$V_{IH}$	Input high level		2.4	6.5	V
$V_{OL}$	Output low voltage during verify	$I_{OL} = 2.1\text{mA}$		0.45	V
$V_{OH}$	Output high voltage during verify	$I_{OH} = -2.5\text{mA}$	3.5		V
$I_{CC2}$	$V_{CC}$ supply current	$OE - 15 = 0\text{mA}$		50	$\text{mA}$
$I_{PP2}$	$V_{PP}$ supply current (program)	$CE = V_{IL}$		50	$\text{mA}$
$V_{PP}$	Programming voltage		12.5	13.0	V

**AC PROGRAMMING CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			MIN	TYP	MAX	
$t_{AS}$	Address setup time		2			$\mu\text{s}$
$t_{OES}$	$OE$ setup time		2			$\mu\text{s}$
$t_{DS}$	Data setup time		2			$\mu\text{s}$
$t_{AH}$	Address hold time		0			$\mu\text{s}$
$t_{DH}$	Data hold time		2			$\mu\text{s}$
$t_{DFP}^3$	$OE$ high to output float delay		0		130	$\text{ns}$
$t_{VPS}$	$V_{PP}$ setup time		2			$\mu\text{s}$
$t_{VCS}$	$V_{CC}$ setup time		2			$\mu\text{s}$
$t_{PW}$	$CE$ initial program pulse width	Note 1	.095	0.100	0.105	$\text{ms}$
$t_{OPW}$	$CE$ overprogram pulse width	Note 2	2.85		78.8	$\text{ms}$
$t_{OE}$	Data valid from $OE$				150	$\mu\text{s}$

**AC CONDITIONS OF TEST**

Input Rise and Fall Times (10% to 90%)	20ns
Input Pulse Levels	0.45V to 2.4V
Input Timing Reference Level	0.8V and 2.0V
Output Timing Reference Level	0.8V and 2.0V


**NOTES:**

- Initial program pulse width tolerance is  $1\text{ms} \pm 5\%$ .
- The length of the overprogram pulse may vary from 2.85msec to 78.75msec as a function of iteration counter value X.
- The parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven – see timing diagram.
- During programming, a 0.1 $\mu\text{f}$  capacitor is required from  $V_{PP}$  to GND node, to suppress voltage transients that can damage the device.

# 1 MEG CMOS EPROM (64K × 16)

# 27C210

## QUICK PULSE PROGRAMMING ALGORITHM WAVEFORMS



# 1 MEG CMOS EPROM (64K × 16)

## 27C210

### QUICK PULSE PROGRAMMING ALGORITHM FLOWCHART

