

# SN54147, SN54148, SN54LS147, SN54LS148 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053A – OCTOBER 1976 – REVISED FEBRUARY 2001

- '147, 'LS147**
- Encodes 10-Line Decimal to 4-Line BCD
  - Applications Include:
    - Keyboard Encoding
    - Range Selection

- '148, 'LS148**
- Encodes 8 Data Lines to 3-Line Binary (Octal)
  - Applications Include:
    - N-Bit Encoding
    - Code Converters and Generators


TYPE	TYPICAL DATA DELAY	TYPICAL POWER DISSIPATION
'147	10 ns	225 mW
'148	10 ns	190 mW
'LS147	15 ns	60 mW
'LS148	15 ns	60 mW

### description

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input EI and enable output EO) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.


**SN54147, SN54LS147,  
SN54148, SN54LS148 . . . J OR W PACKAGE  
SN74147, SN74148 . . . N PACKAGE  
SN74LS147, SN74LS148 . . . D OR N PACKAGE**

(TOP VIEW)



**SN54LS147, SN54LS148 . . . FK PACKAGE**

(TOP VIEW)



NC - No internal connection

**'147, 'LS147  
FUNCTION TABLE**

INPUTS									OUTPUTS			
1	2	3	4	5	6	7	8	9	D	C	B	A
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	L	H	H	H	H	L	L	L
X	X	X	X	L	H	H	H	H	H	L	L	H
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

H = high logic level, L = low logic level, X = irrelevant

**'148, 'LS148  
FUNCTION TABLE**

EI	INPUTS							OUTPUTS					
	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO
H	X	X	X	X	X	X	X	X	H	H	H	H	H
L	H	H	H	H	H	H	H	H	H	H	H	H	L
L	X	X	X	X	X	X	L	H	L	L	L	L	H
L	X	X	X	X	X	L	H	H	L	H	L	L	H
L	X	X	X	X	L	H	H	H	L	H	H	L	H
L	X	X	X	L	H	H	H	H	H	L	L	L	H
L	X	X	L	H	H	H	H	H	H	L	H	L	H
L	X	L	H	H	H	H	H	H	H	H	L	L	H
L	L	H	H	H	H	H	H	H	H	H	H	L	H



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54147, SN54148, SN54LS147, SN54LS148  
 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148  
 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS

SDLS053A - OCTOBER 1976 - REVISED FEBRUARY 2001



logic symbols†



†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

logic diagrams



Pin numbers shown are for D, J, N, and W packages.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54147, SN54148, SN54LS147, SN54LS148  
SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148  
10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS**

SDLS053A - OCTOBER 1976 - REVISED FEBRUARY 2001

**schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage: '147, '148	5.5 V
'LS147, 'LS148	7 V
Intermitter voltage: 148 only (see Note 2)	5.5 V
Operating free-air temperature range: SN54', SN54LS Circuits	-55°C to 125°C
SN74', SN74LS Circuits	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values, except intermitter voltage, are with respect to network ground terminal.  
2. This is the voltage between two emitters of a multiple-emitter transistor. For '148 circuits, this rating applies between any two of the eight data lines, 0 through 7.

**recommended operating conditions**

	SN54'			SN74'			SN54LS'			SN74LS'			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-800			-800			-400			-400	$\mu$ A
Low-level output current, $I_{OL}$			16			16			4			8	mA
Operating free-air temperature, $T_A$	-55		125	0		70	-55		125	0		70	°C



**SN54147, SN54148, SN54LS147, SN54LS148**  
**SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148**  
**10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS**

SDLS053A - OCTOBER 1976 - REVISED FEBRUARY 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'147		'148		UNIT		
		MIN	TYP‡	MAX	MIN		TYP‡	MAX
V <sub>IH</sub> High-level input voltage		2			2		V	
V <sub>IL</sub> Low-level input voltage				0.8		0.8	V	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -12 mA			-1.5		-1.5	V	
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -800 μA	2.4	3.3		2.4	3.3	V	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 mA	0.2	0.4		0.2	0.4	V	
I <sub>I</sub> Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1		1	mA	
I <sub>IH</sub> High-level input current	0 input					40	μA	
	Any input except 0			40		80		
I <sub>IL</sub> Low-level input current	0 input					-1.6	mA	
	Any input except 0			-1.6		-3.2		
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-35	-85	-35	-85		mA	
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 3	Condition 1		50	70	40	60	mA
		Condition 2		42	62	35	55	mA

NOTE 3: For '147, I<sub>CC</sub> (condition 1) is measured with input 7 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open. For '148, I<sub>CC</sub> (condition 1) is measured with inputs 7 and E1 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open.

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§Not more than one output should be shorted at a time.

**SN54147, SN74147 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Any	Any	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 4	9	14		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	Any	Any	Out-of-phase output		13	19		ns
t <sub>PHL</sub>								

**SN54148, SN74148 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	1 thru 7	A0, A1, or A2	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 4	10	15		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	1 thru 7	A0, A1, or A2	Out-of-phase output		13	19		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	0 thru 7	EO	Out-of-phase output		6	10		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	0 thru 7	GS	In-phase output		18	30		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	E1	A0, A1, or A2	In-phase output		10	15		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	E1	GS	In-phase output		8	12		ns
t <sub>PHL</sub>								
t <sub>PLH</sub>	E1	EO	In-phase output		10	15		ns
t <sub>PHL</sub>								

¶t<sub>PLH</sub> = propagation delay time, low-to-high-level output

t<sub>PHL</sub> = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



**SN54147, SN54148, SN54LS147, SN54LS148  
SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148  
10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS**

SDLS053A - OCTOBER 1976 - REVISED FEBRUARY 2001

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS'		SN74LS'		UNIT	
		MIN	TYP‡ MAX	MIN	TYP‡ MAX		
V <sub>IH</sub> High-level input voltage		2		2		V	
V <sub>IL</sub> Low-level input voltage			0.7		0.8	V	
V <sub>IK</sub> Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA		-1.5		-1.5	V	
V <sub>OH</sub> High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -400 μA	2.5	3.4	2.7	3.4	V	
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> I <sub>OL</sub> = 8 mA	0.25	0.4	0.25	0.4	V	
				0.35	0.5		
I <sub>I</sub> Input current at maximum input voltage	'LS148 inputs 1 thru 7	- V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V		0.2		mA	
	All other inputs			0.1			
I <sub>IH</sub> High-level input current	'LS148 inputs 1 thru 7	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		40		μA	
	All other inputs			20			
I <sub>IL</sub> Low-level input current	'LS148 inputs 1 thru 7	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V		-0.8		mA	
	All other inputs			-0.4			
I <sub>OS</sub> Short-circuit output current§	V <sub>CC</sub> = MAX	-20	-100	-20	-100	mA	
I <sub>CC</sub> Supply current	V <sub>CC</sub> = MAX, See Note 5	Condition 1	12	20	12	20	mA
		Condition 2	10	17	10	17	mA

NOTE 5: For 'LS147, I<sub>CC</sub> (condition 1) is measured with input 7 grounded, other inputs and outputs open; I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open. For 'LS148, I<sub>CC</sub> (condition 1) is measured with inputs 7 and E1 grounded, other inputs and outputs open, I<sub>CC</sub> (condition 2) is measured with all inputs and outputs open.

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time.

**SN54LS147, SN74LS147 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	Any	Any	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 4			12	18	ns
t <sub>PHL</sub>							12	18	
t <sub>PLH</sub>	Any	Any	Out-of-phase output				21	33	ns
t <sub>PHL</sub>							15	23	

**SN54LS148, SN74LS148 switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C**

PARAMETER†	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>PLH</sub>	1 thru 7	A0, A1, or A2	In-phase output	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 2 kΩ, See Note 4			14	18	ns
t <sub>PHL</sub>							15	25	
t <sub>PLH</sub>	1 thru 7	A0, A1, or A2	Out-of-phase output				20	36	ns
t <sub>PHL</sub>							16	29	
t <sub>PLH</sub>	0 thru 7	EO	Out-of-phase output				7	18	ns
t <sub>PHL</sub>							25	40	
t <sub>PLH</sub>	0 thru 7	GS	In-phase output				35	55	ns
t <sub>PHL</sub>							9	21	
t <sub>PLH</sub>	E1	A0, A1, or A2	In-phase output				16	25	ns
t <sub>PHL</sub>							12	25	
t <sub>PLH</sub>	E1	GS	In-phase output				12	17	ns
t <sub>PHL</sub>							14	36	
t <sub>PLH</sub>	E1	EO	In-phase output				12	21	ns
t <sub>PHL</sub>							23	35	

† t<sub>PLH</sub> ≡ propagation delay time, low-to-high level output  
t<sub>PHL</sub> ≡ propagation delay time, high-to-low level output



NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



**SN54147, SN54148, SN54LS147, SN54LS148  
 SN74147, SN74148 (TIM9907), SN74LS147, SN74LS148  
 10-LINE TO 4-LINE AND 8-LINE TO 3-LINE PRIORITY ENCODERS**

SDLS053A - OCTOBER 1976 - REVISED FEBRUARY 2001

**TYPICAL APPLICATION DATA**



Since the '147/'LS147 and '148/'LS148 are combinational logic circuits, wrong addresses can appear during input transients. Moreover, for the '148/'LS148 a change from high to low at input EI can cause a transient low on the GS output when all inputs are high. This must be considered when strobing the outputs.



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

### Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

**PRODUCT FOLDER** | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

## SN74LS148, 8-line to 3-line priority encoder

DEVICE STATUS: **ACTIVE**

PARAMETER NAME	SN54LS148	SN74LS148
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
Output	2S	2S
From	8	8
To	3	3

### FEATURES

[▲Back to Top](#)

- '147, 'LS147
  - Encodes 10-Line Decimal to 4-Line BCD
  - Applications Include:
    - Keyboard Encoding
    - Range Selection
- '148, 'LS148
  - Encodes 8 Data Lines to 3-Line Binary (Octal)
  - Applications Include:
    - N-Bit Encoding
    - Code Converters and Generators

### DESCRIPTION

[▲Back to Top](#)

These TTL encoders feature priority decoding of the inputs to ensure that only the highest-order data line is encoded. The '147 and 'LS147 encode nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition requires no input condition as zero is encoded when all nine data lines are at a high logic level. The '148 and 'LS148 encode eight data lines to three-line (4-2-1) binary (octal). Cascading circuitry (enable input E1 and enable output E0) has been provided to allow octal expansion without the need for external circuitry. For all types, data inputs and outputs are active at the low logic level. All inputs are buffered to represent one normalized Series 54/74 or 54LS/74LS load, respectively.

### TECHNICAL DOCUMENTS

[▲Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

### DATASHEET

[▲Back to Top](#)

Full datasheet in Acrobat PDF: [sn74ls148.pdf](#) (259 KB, Rev.A) (Updated: 02/01/2001)

### APPLICATION NOTES

[▲Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)

**RELATED DOCUMENTS**

[▲Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

**PRICING/AVAILABILITY/PKG**

[▲Back to Top](#)

DEVICE INFORMATION							TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002			REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002		
ORDERABLE DEVICE	STATUS	PACKAGE TYPE PINS	TEMP (°C)	PRODUCT CONTENT	BUDGETARY PRICING QTY   \$US	STD PACK QTY	IN STOCK	IN PROGRESS QTY DATE	LEAD TIME	DISTRIBUTOR COMPANY REGION	IN STOCK	PURCHASE
SN74LS148D	ACTIVE	<a href="#">SOP (D)</a>   16	0 TO 70	<a href="#">View Contents</a>	1KU   0.73	40	240	280   19 Sep	4 WKS	<a href="#">Avnet</a>   AMERICA	993	<b>BUY NOW</b>
								874   03 Oct				
								>10k   10 Oct				
SN74LS148DR	ACTIVE	<a href="#">SOP (D)</a>   16	0 TO 70	<a href="#">View Contents</a>	1KU   0.76	2500	2098	7209   10 Oct	4 WKS			
								402   14 Oct				
								2500   31 Oct				
								2500   02 Dec				
SN74LS148J	OBSOLETE	<a href="#">CDIP (J)</a>   16	0 TO 70	<a href="#">View Contents</a>	1KU		<u>N/A*</u>		Not Available			
SN74LS148N	ACTIVE	<a href="#">PDIP (N)</a>   16	0 TO 70	<a href="#">View Contents</a>	1KU   0.67	25	<u>N/A*</u>	200   24 Sep	4 WKS	<a href="#">Avnet</a>   AMERICA	807	<b>BUY NOW</b>
								125   26 Sep		<a href="#">DigiKey</a>   AMERICA	212	<b>BUY NOW</b>
								>10k   02 Oct				
								>10k   04 Oct				
								275   14 Oct				
SN74LS148N3	OBSOLETE	<a href="#">PDIP (N)</a>   16	0 TO 70	<a href="#">View Contents</a>	1KU		<u>N/A*</u>		Not Available			
SN74LS148NSR	ACTIVE	<a href="#">SOP (NS)</a>   16		<a href="#">View Contents</a>	1KU   0.67	2000	<u>N/A*</u>	>10k   04 Oct	4 WKS			

---

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.  
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)