

## 54F299 Register

8-Input Universal Shift/Storage Register (3-State)

Military Logic Products

Product Specification

### FEATURES

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes; Shift left, shift right, load and store
- 3-State outputs for bus-oriented applications

### DESCRIPTION

The 54F299 is an 8-bit universal shift/storage register with 3-State outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip-flops  $Q_0$  and  $Q_7$  to allow easy serial cascading. A separate active-Low Master Reset is used to reset the register.

### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
20-Pin Ceramic DIP	54F299/BRA
20-Pin Flat Pack	54F299/BSA
20-Pin Ceramic LLCC	54F299/B2A

### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
CP	Clock pulse input (Active rising edge)	1.0/1.0	20 $\mu$ A/0.6mA
DS <sub>0</sub>	Serial data input for right shift	1.0/1.0	20 $\mu$ A/0.6mA
DS <sub>7</sub>	Serial data input for left shift	1.0/1.0	20 $\mu$ A/0.6mA
S <sub>0</sub> , S <sub>1</sub>	Mode select inputs	1.0/2.0	20 $\mu$ A/0.6mA
M $\bar{R}$	Asynchronous Master Reset input	1.0/1.0	20 $\mu$ A/0.6mA
OE <sub>0</sub> , OE <sub>1</sub>	Output Enable input (Active Low)	1.0/1.0	20 $\mu$ A/0.6mA
I/O <sub>n</sub>	Parallel data inputs or 3-State parallel outputs	3.5/1.0 150/33	70 $\mu$ A/0.6mA 3.0mA/20mA
Q <sub>0</sub> , Q <sub>7</sub>	Serial outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20 $\mu$ A in the High State and 0.6mA in the Low state.

### PIN CONFIGURATION



### LOGIC SYMBOL



# Register

## 54F299

The 54F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by  $S_0$  and  $S_1$ , as shown in the Function Table. All flip-flop outputs are brought out through 3-State buffers to separate I/O pins that also serve as data inputs in the


parallel load mode.  $Q_0$  and  $Q_7$  are also brought out on other pins for expansion in serial shifting of longer words.

A Low signal on  $\overline{MR}$  overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recom-

mended set-up and hold times, relative to the rising edge of CP, are observed.

A High signal on either  $OE_0$  or  $OE_1$  disables the 3-State buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The 3-State buffers are also disabled by High signals on both  $S_0$  and  $S_1$  in preparation for a parallel load operation.

### LOGIC DIAGRAM



### FUNCTION TABLE

INPUTS					OPERATING MODE
$\overline{MR}$	$OE_n$	$S_1$	$S_0$	CP	
L	L	X	X	X	Asynchronous Reset; $Q_0 - Q_7 = \text{Low}$
H	L	H	H	$\uparrow$	Parallel load; $I/O_n \rightarrow Q_n$
H	L	L	H	$\uparrow$	Shift right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1, \text{etc.}$
H	L	H	L	$\uparrow$	Shift left; $DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6, \text{etc.}$
H	L	L	L	X	Hold
X	H	X	X	X	Outputs Disabled

H = High voltage level

L = Low voltage level

X = Don't care

$\uparrow$  = Low-to-High clock transition

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage range	-0.5 to +7.0	V
$V_I$	Input voltage range	-0.5 to +7.0	V
$I_I$	Input current range	-30 to +5	mA
$V_O$	Voltage applied to output in High output state range	-0.5 to + $V_{CC}$	V
$I_O$	Current applied to output in Low output state	$Q_0 - Q_7$	40
		$I/O_n$	40
$T_{STG}$	Storage temperature range	-65 to +150	$^{\circ}\text{C}$

## Register

54F299

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>H</sub>	High-level input voltage	2.0			V
V <sub>L</sub>	Low-level input voltage			0.8	V
I <sub>K</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current	Q <sub>0</sub> , Q <sub>7</sub>		-1	mA
		I/O <sub>n</sub>		-3	mA
I <sub>OL</sub>	Low-level output current	Q <sub>0</sub> , Q <sub>7</sub>		28	mA
		I/O <sub>n</sub>		20	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
				Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	Q <sub>0</sub> , Q <sub>7</sub>	V <sub>CC</sub> = Min, V <sub>IL</sub> = Max	I <sub>OH</sub> = -1mA	2.5		V
		I/O <sub>n</sub>	V <sub>H</sub> = Min	I <sub>OH</sub> = -3mA	2.4		V
				I <sub>OH</sub> = -1mA	2.5	3.4	V
V <sub>OL</sub>	Low-level output voltage		V <sub>CC</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max, V <sub>IH</sub> = Min		.35	.50	V
V <sub>K</sub>	Input clamp voltage		V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>K</sub>		-0.73	-1.2	V
I <sub>IH2</sub>	Input current at maximum input voltage	others	V <sub>CC</sub> = 0V, V <sub>I</sub> = 7.0V			100	μA
		I/O <sub>n</sub>	V <sub>CC</sub> = Max, V <sub>I</sub> = 5.5V			1.0	mA
I <sub>IH1</sub>	High-level input current		V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V		1	20	μA
I <sub>IL</sub>	Low-level input current	S <sub>0</sub> , S <sub>1</sub>	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V			-1.2	mA
		others			-0.4	-0.6	mA
I <sub>OZH</sub> + I <sub>IH</sub>	Off-state output current High-level voltage applied	I/O <sub>n</sub> only	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			70	μA
I <sub>OZL</sub> + I <sub>IL</sub>	Off-state output current Low-level voltage applied	I/O <sub>n</sub> only	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.5V			-0.6	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>		V <sub>CC</sub> = Max, V <sub>O</sub> = 0.0V	-60		-150	mA
I <sub>CC</sub>	Supply current (total)	I <sub>CCH</sub>	V <sub>CC</sub> = Max		50	85	mA
		I <sub>CCL</sub>			64	85	mA
		I <sub>CCZ</sub>			60	85	mA

## Register

54F299

**AC ELECTRICAL CHARACTERISTICS** (When measured in accordance with the procedures outlined in Signetics LOGIC App Note 202, "Testing and Specifying FAST Logic.")

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	85	115		85 <sup>4</sup>		MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to Q <sub>0</sub> or Q <sub>7</sub>	Waveform 1	3.5 4.5	5.0 6.0	7.0 8.0	3.5 4.5	9.0 9.5	ns ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CP to I/O <sub>n</sub>	Waveform 1	4.0 5.0	6.0 6.5	9.0 9.0	4.0 5.0	11.0 11.5	ns ns
t <sub>PHL</sub>	Propagation delay MR to Q <sub>0</sub> or Q <sub>7</sub>	Waveform 2	5.5	7.5	9.5	5.5	11.5	ns
t <sub>PHL</sub>	Propagation delay MR to I/O <sub>n</sub>	Waveform 2	5.5	7.5	10.0	5.5	11.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable time S <sub>n</sub> , OE to I/O <sub>n</sub>	Waveform 4 Waveform 5	3.5 4.0	6.0 7.5	8.0 10.0	3.5 4.0	10.0 12.0	ns ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable time S <sub>n</sub> , OE to I/O <sub>n</sub>	Waveform 4 Waveform 5	2.5 1.5	4.5 2.5	7.0 5.5	2.5 1.5	9.0 7.5	ns ns

**AC SETUP REQUIREMENTS**

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = +5.0V ± 10% C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω		
			Min	Typ	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup time, High or Low S <sub>0</sub> or S <sub>1</sub> to CP	Waveform 3	7.0 5.0			8.5 7.0		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low S <sub>0</sub> or S <sub>1</sub> to CP	Waveform 3	0 0			0 0		ns ns
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set-up time, High or Low I/O <sub>n</sub> , DS <sub>0</sub> or DS <sub>1</sub> to CP	Waveform 3	3.0 3.0			3.0 4.5		ns ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low I/O <sub>n</sub> , DS <sub>0</sub> , or DS <sub>1</sub> to CP	Waveform 3	0 0			0 0		ns ns
t <sub>w</sub>	CP Pulse width	Waveform 1	4.0			4.0		ns
t <sub>w</sub> (L)	MR Pulse width, Low	Waveform 2	4.0			4.0		ns
t <sub>rec</sub>	Recovery time, MR to CP	Waveform 2	4.0			4.0		ns


**NOTES:**

- For conditions shown as Min or Max, use the appropriate value specified under the recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.
- Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.
- Guaranteed and not tested parameter.


# Register

54F299


## AC WAVEFORMS



**Waveform 1. Propagation Delay, Clock Input to Output, Clock Widths and Maximum Clock Frequency**




**Waveform 2. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time.**




The shaded areas indicate when the input is permitted to change for predictable output performance.

**Waveform 3. Data and Select Setup and Hold Times**



**Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level**




**Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level**

NOTE:  $V_M = 1.5V$


# Register

54F299

## TEST CIRCUIT AND WAVEFORM



Test Circuit for 3-State Outputs and Open Collector Outputs



### SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$	closed
$t_{PZL}$	closed
All other	open

INPUT PULSE CHARACTERISTICS				
Family	Rep. Rate	Pulse Width	$t_{TLH}$	$t_{THL}$
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$

### DEFINITIONS:

- $R_L$  = Load Resistor; see AC Characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- $V_X$  = Unclocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per Function Table.