

OKI semiconductor

MSM514102

4,194,304-Word x 1-Bit DYNAMIC RAM: STATIC COLUMN MODE TYPE

GENERAL DESCRIPTION


The MSM514102 is a new generation dynamic RAM organized as 4,194,304-word x 1-bit. The technology used to fabricate the MSM514102 is OKI's CMOS silicon gate process technology. The device operates at a single +5 V power supply. Its I/O pins are TTL compatible.

FEATURES


- Silicon gate, quadruple polysilicon CMOS, 1 transistor memory cell
- 4,194,304-word x 1-bit organization
- 350 mil 26-pin plastic SOJ, 400 mil 20-pin plastic ZIP, 400 mil 18-pin plastic DIP
- Single +5 V power supply, $\pm 10\%$ tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate, nonlatch
- Refresh: 1024 cycles/16 ms
- Common I/O capability using Early Write operation
- \overline{CS} before \overline{RAS} refresh, \overline{CS} before \overline{RAS} hidden refresh, \overline{RAS} -only refresh capability
- Multibit test mode capability
- Built-in V_{BB} generator circuit

Family	Access Time (Max)			Cycle Time (Max)	Power Dissipation	
	t_{RAC}	t_{AA}	t_{CAC}		Operating (Max)	Standby (Max)
MSM514102-70	70 ns	35 ns	20 ns	130 ns	550 mW	5.5 mW (MOS level)
MSM514102-80	80 ns	40 ns	20 ns	160 ns	495 mW	
MSM514102-10	100 ns	50 ns	25 ns	190 ns	440 mW	

PIN CONFIGURATION (TOP VIEW)



FUNCTIONAL BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Conditions	Value	Unit	Notes
Voltage on any pin relative to V_{SS}	V_T	$T_a = 25\text{ }^\circ\text{C}$	- 1.0 to + 7.0	V	1
Short circuit output current	I_{OS}	$T_a = 25\text{ }^\circ\text{C}$	50	mA	1
Power dissipation	P_D	$T_a = 25\text{ }^\circ\text{C}$	1	W	1
Operating temperature	T_{opr}	-	0 to + 70	$^\circ\text{C}$	1
Storage temperature	T_{stg}	-	- 55 to + 150	$^\circ\text{C}$	1

4

RECOMMENDED OPERATING CONDITIONS

($T_a = 0\text{ to } + 70\text{ }^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{CC}	4.5	5.0	5.5	V	2
	V_{SS}	0	0	0	V	
Input high voltage	V_{IH}	2.4	-	6.5	V	2
Input low voltage	V_{IL}	- 1.0	-	0.8	V	2

- Notes: 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. All voltages are referenced to V_{SS} .

DC CHARACTERISTICS

($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0\text{ to } +70^\circ\text{C}$)

Parameter	Symbol	Conditions	MSM 514102-70		MSM 514102-80		MSM 514102-10		Unit	Notes	
			Min	Max	Min	Max	Min	Max			
Output high voltage	V_{OH}	$I_{OH} = -5.0\text{ mA}$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V		
Output low voltage	V_{OL}	$I_{OL} = 4.2\text{ mA}$	0	0.4	0	0.4	0	0.4	V		
Input leakage current	I_{LI}	$0\text{ V} \leq V_I \leq 6.5\text{ V}$; all other pins not under test = 0 V	- 10	10	- 10	10	- 10	10	μA		
Output leakage current	I_{LO}	$D_{OUT} = \text{disable}$ $0\text{ V} \leq V_O \leq 5.5\text{ V}$	- 10	10	- 10	10	- 10	10	μA		
Average power supply current (Operating)	I_{CC1}	$\overline{\text{RAS}}$, $\overline{\text{CS}}$ cycling, $t_{RC} = \text{min}$	-	100	-	90	-	80	mA	1, 2	
Power supply current (Standby)	I_{CC2}	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CS}} = V_{IH}$ $D_{OUT} = \text{Hz}$	TTL	-	2	-	2	-	2	mA	
			MOS	-	1	-	1	-	1	mA	
Average power supply current (RAS-only refresh)	I_{CC3}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CS}} = V_{IH}$ $t_{RC} = \text{min}$	-	100	-	90	-	80	mA	1, 2	
Power supply current (Standby)	I_{CC5}	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CS}} = V_{IL}$ $D_{OUT} = \text{enable}$	-	5	-	5	-	5	mA	1	
Average power supply current ($\overline{\text{CS}}$ before RAS refresh)	I_{CC6}	$\overline{\text{RAS}}$ cycling, $\overline{\text{CS}}$ before RAS	-	100	-	90	-	80	mA	1	
Average power supply current (Static column mode)	I_{CC9}	$\overline{\text{RAS}} = V_{IL}$ $\overline{\text{CS}} = V_{IL}$ $t_{SC} = \text{min}$	-	90	-	80	-	70	mA	1	

Notes: 1. I_{CC} depends on output loading and cycle rates. Specified values are obtained with the output open.

2. Measured by using no more than one address change while $\overline{\text{RAS}} = V_{IL}$.

CAPACITANCE

($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Conditions	Typ	Max	Unit
Input capacitance (A0 to A10, D_{IN})	C_{IN1}	-	-	6	pF
Input capacitance (RAS, $\overline{\text{CS}}$, WE)	C_{IN2}	-	-	7	pF
Output capacitance (D_{OUT})	C_{OUT}	-	-	7	pF

AC CHARACTERISTICS

(V_{CC} = 5 V ± 10%, T_a = 0 to + 70°C)
Notes 1, 2, 3, 11

Parameter	Sym- bol	MSM 514102-70		MSM 514102-80		MSM 514102-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t _{RC}	130	–	160	–	190	–	ns	
Read/write cycle time	t _{RWC}	155	–	185	–	220	–	ns	
Static column mode cycle time	t _{SC}	40	–	45	–	55	–	ns	
Static column mode read/write cycle time	t _{SRWC}	65	–	70	–	80	–	ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}	–	70	–	80	–	100	ns	4,5,6
Access time from $\overline{\text{CS}}$	t _{CAC}	–	20	–	20	–	25	ns	4.5
Access time from column address	t _{AA}	–	35	–	40	–	50	ns	4,6,7
Access time from last write	t _{ALW}	–	65	–	75	–	95	ns	4,7
Data output enable time reference to $\overline{\text{WE}}$	t _{OW}	–	20	–	20	–	25	ns	
Output low impedance time from $\overline{\text{CS}}$	t _{CLZ}	0	–	0	–	0	–	ns	4
Data output hold time reference to column address	t _{AOH}	5	–	5	–	5	–	ns	
Data output hold time reference to $\overline{\text{WE}}$	t _{WOH}	0	–	0	–	0	–	ns	
Output buffer turn-off delay time	t _{OFF}	0	20	0	20	0	25	ns	8
Transition time	t _T	3	50	3	50	3	50	ns	3
Refresh period	t _{REF}	–	16	–	16	–	16	ms	
$\overline{\text{RAS}}$ precharge time	t _{RP}	50	–	70	–	80	–	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
$\overline{\text{RAS}}$ pulse width (Static column mode)	t _{RASC}	70	100,000	80	100,000	100	100,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	20	–	20	–	25	–	ns	
$\overline{\text{CS}}$ precharge time	t _{CP}	10	–	10	–	10	–	ns	
$\overline{\text{CS}}$ pulse width	t _{CS}	20	100,000	20	100,000	25	100,000	ns	
$\overline{\text{CS}}$ hold time	t _{CSH}	70	–	80	–	100	–	ns	
$\overline{\text{CS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ delay time	t _{RCD}	20	50	22	60	25	75	ns	5
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	35	17	40	20	50	ns	6
Row address set-up time	t _{ASR}	0	–	0	–	0	–	ns	
Row address hold time	t _{RAH}	10	–	12	–	15	–	ns	
Column address set-up time	t _{ASC}	0	–	0	–	0	–	ns	
Column address hold time	t _{CAH}	15	–	15	–	20	–	ns	

4

AC CHARACTERISTICS (CONT.)


Parameter	Symbol	MSM 514102-70		MSM 514102-80		MSM 514102-10		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Column address hold time reference to $\overline{\text{RAS}}$ (WRITE CYCLE)	t_{AWR}	55	–	60	–	75	–	ns	
Column address hold time reference to $\overline{\text{RAS}}$	t_{AR}	85	–	95	–	115	–	ns	
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35	–	40	–	50	–	ns	
Column address hold time reference to $\overline{\text{RAS}}$ precharge	t_{AH}	10	–	10	–	10	–	ns	
Column address hold time reference to $\overline{\text{WE}}$	t_{AHLW}	65	–	75	–	95	–	ns	
Last write to column address delay time	t_{LWAD}	20	30	20	35	25	45	ns	7
Read command set-up time	t_{RCS}	0	–	0	–	0	–	ns	
Read command hold time reference to $\overline{\text{CS}}$	t_{RCH}	0	–	0	–	0	–	ns	9
Read command hold time reference to $\overline{\text{RAS}}$	t_{RRH}	10	–	10	–	10	–	ns	9
Write command set-up time	t_{WCS}	0	–	0	–	0	–	ns	10
Write command pulse width	t_{WP}	15	–	15	–	20	–	ns	
Write command hold time from $\overline{\text{RAS}}$	t_{WCR}	55	–	60	–	75	–	ns	
Write invalid time	t_{WI}	10	–	10	–	10	–	ns	
Write command hold time (Dout disable)	t_{WH}	0	–	0	–	0	–	ns	10
Write command to $\overline{\text{CS}}$ lead time	t_{CWL}	20	–	20	–	25	–	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20	–	20	–	25	–	ns	
$\overline{\text{CS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	20	–	20	–	25	–	ns	10
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	35	–	40	–	50	–	ns	10
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	70	–	80	–	100	–	ns	10
Data-in set-up time	t_{DS}	0	–	0	–	0	–	ns	
Data-in hold time	t_{DH}	15	–	15	–	20	–	ns	
Data-in hold time from $\overline{\text{RAS}}$	t_{DHR}	55	–	60	–	75	–	ns	
$\overline{\text{CS}}$ active delay time from $\overline{\text{RAS}}$ precharge	t_{RPC}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ set-up time ($\overline{\text{CS}}$ before $\overline{\text{RAS}}$)	t_{CSR}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ hold time ($\overline{\text{CS}}$ before $\overline{\text{RAS}}$)	t_{CHR}	20	–	20	–	20	–	ns	
$\overline{\text{CS}}$ precharge time (Refresh counter test)	t_{CPT}	30	–	40	–	50	–	ns	
$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ precharge time ($\overline{\text{CS}}$ before $\overline{\text{RAS}}$)	t_{WRP}	10	–	10	–	10	–	ns	
$\overline{\text{WE}}$ hold time from $\overline{\text{RAS}}$ ($\overline{\text{CS}}$ before $\overline{\text{RAS}}$)	t_{WRH}	20	–	20	–	20	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ set-up time (Test mode)	t_{WSR}	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ hold time (Test mode)	t_{WHR}	20	–	20	–	20	–	ns	

- Notes: 1. An initial pause of 200 μ s is required after power-up followed by a minimum of 8 initialization cycles (examples: $\overline{\text{RAS}}$ -only Refresh or $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Refresh) before proper device operation is achieved.
2. The AC measurements assume the transition time (t_T) = 5 ns.
3. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring the timing of the input signals. Transition times are measured between V_{IH} and V_{IL} .
4. Measured by using an equivalent load circuit of 2 TTL loads and 100pF.
5. Operating within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. The spec. t_{RCD} (max.) is for reference only. If t_{RCD} is greater than the specified t_{RCD} (max.) limit, the access time is controlled exclusively by t_{CAC} .
6. Operating within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. The spec. t_{RAD} (max.) is for reference only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled exclusively by t_{AA} .
7. Operating within the t_{LWAD} (max.) limit insures that t_{ALW} (max.) can be met. The spec. t_{LWAD} (max.) is for reference only. If t_{LWAD} is greater than the specified t_{LWAD} (max.) limit, the access time is controlled exclusively by t_{AA} .
8. The t_{OFF} (max.) spec. defines at which time the output data achieves a high impedance state and is not referenced to output voltage levels.
9. Either the t_{RRH} or the t_{RCH} spec. must be satisfied for a proper read cycle.
10. The specs t_{WCS} , t_{WH} , t_{CWD} , t_{RWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet for reference only. If $t_{WCS} \geq t_{WCS}$ (min.) and $t_{WH} \geq t_{WH}$ (min.) the cycle is an Early Write cycle and the data out remains in a high impedance state throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min.), $t_{RWD} \geq t_{RWD}$ (min.) and $t_{AWD} \geq t_{AWD}$ (min.), the cycle is Read-Write and data out contains data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of data out is indeterminate at access time.
11. Test Mode Feature:


The test mode is activated by executing a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh cycle with $\overline{\text{WE}}$ held at a low level (V_{IL}). The device remains in the test mode until it is deactivated by executing a standard $\overline{\text{RAS}}$ -only refresh or a $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ refresh with $\overline{\text{WE}}$ held at a high level (V_{IH}).

In the test mode, RA10, CA10 and CA0 are not used and the D_{IN} pin now accesses 8 bit locations. All 8 data bits can be written in parallel into the memory array, reducing test time by 1/8. When executing a read cycle, all 8 data bits are gated throughout the internal exclusive OR logic and the result is presented at the D_{OUT} pin, thus if the data bits are equal, the D_{OUT} pin indicates a logical 1. If the data bits are not equal, the D_{OUT} pin indicates a logical 0. This additional internal operation delays access time by 5ns and should be added to the access time parameters if operating in the test mode.


READ CYCLE



WRITE CYCLE (EARLY WRITE)




READ/WRITE CYCLE




4


STATIC COLUMN MODE READ CYCLE




STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)



STATIC COLUMN MODE READ/WRITE CYCLE



STATIC COLUMN MODE READ/WRITE MIXED CYCLE



4

RAS-ONLY REFRESH CYCLE

