



Integrated Device Technology, Inc.

HIGH-SPEED BiCMOS ECL STATIC RAM 256K (64K x 4-BIT) SRAM

IDT10504
IDT100504
IDT101504

FEATURES:

- 65,536-words x 4-bit organization
- Address access time: 7/8/10/12/15 ns
- Low power dissipation: 1000mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- Standard through-hole and surface mount packages
- Guaranteed-performance die available for MCMs/hybrids


DESCRIPTION:

The IDT10504, IDT100504 and IDT101504 are 262,144-bit high-speed BiCEMOS™ ECL static random access memories organized as 64Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous four-bit-wide ECL SRAMs. The devices have been configured to follow the standard ECL SRAM JEDEC pinout. Because they are manufactured in BiCEMOS™ technology, power dissipation is greatly reduced over equivalent bipolar devices. Low power operation provides higher system reliability and makes possible the use of the plastic SOJ package for high-density surface mount assembly.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

FUNCTIONAL BLOCK DIAGRAM



2780 drw 01

BiCEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1992

©1992 Integrated Device Technology, Inc.


PIN CONFIGURATION

NC	1	32	$\overline{CS}$
D0	2	31	$\overline{WE}$
D1	3	30	NC
D2	4	29	NC
D3	5	28	A15
Q0	6	27	A14
Q1	7	26	A13
VCC	8	25	A12
VCC	9	24	VEE
Q2	10	23	A11
Q3	11	22	A10
A0	12	21	A9
A1	13	20	A8
A2	14	19	A7
A3	15	18	A6
A4	16	17	A5

Top View


2780 drw 02

PACKAGES




400-Mil-Wide
CERAMIC PACKAGE
C32-2

2780 drw 03



300-Mil-Wide
PLASTIC SOJ PACKAGE
SO32-2

2780 drw 04



Hi-Rel Die
For Hybrid and MCM
Applications

2780 drw 05

PIN DESCRIPTIONS

Symbol	Pin Name
A0 through A15	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
$\overline{WE}$	Write Enable Input
$\overline{CS}$	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
VCC	Less Negative Supply Voltage

2780 tbl 01

LOGIC SYMBOL

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

Symbol	Parameter	DIP		SOJ		Unit
		Typ.	Max.	Typ.	Max.	
C _{IN}	Input Capacitance	4	—	3	—	pF
C _{OUT}	Output Capacitance	6	—	3	—	pF

2780 tbl 02


TRUTH TABLE⁽¹⁾

$\overline{CS}$	$\overline{WE}$	DataOUT	Function
H	X	L	Deselected
L	H	RAM Data	Read
L	L	L	Write

NOTE:

1. H=High, L=Low, X=Don't Care

2780 tbl 03



2780 drw 06

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
V _{TERM}	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
T _A	Operating Temperature	10K	0 to +75	°C
		100K	0 to +85	
		101K	0 to +75	
T _{BIAS}	Temperature Under Bias		-55 to +125	°C
T _{STG}	Storage Temperature	Ceramic	-65 to +150	°C
		Plastic	-55 to +125	
P _T	Power Dissipation		1.5	W
I _{OUT}	DC Output Current (Output High)		-50	mA

AC/DC ELECTRICAL OPERATING RANGES

I/O	V _{EE}	T _A
10K	-5.2V ± 5%	0 to +75°C, air flow exceeding 2 m/sec
100K	-4.5V ± 5%	0 to +85°C, air flow exceeding 2 m/sec
101K	-4.75V to -5.46V	0 to +75°C, air flow exceeding 2 m/sec

2780 tbi 05

NOTE:

2780 tbi 04

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


DC ELECTRICAL CHARACTERISTICS (1)

Symbol	Parameter	10K			100K/101K		Unit
		Min.	Max.	T _A	Min.	Max.	
V _{OH}	Output HIGH Voltage (V _{IN} = V _{IH} (Max) or V _{IL} (Min))	-1000 -960 -900	-840 -810 -720	0°C 25°C 75°C	-1025	-880	mV
V _{OL}	Output LOW Voltage (V _{IN} = V _{IH} (Max) or V _{IL} (Min))	-1870 -1850 -1830	-1665 -1650 -1625	0°C 25°C 75°C	-1810	-1620	mV
V _{OHC}	Output Threshold HIGH Voltage (V _{IN} = V _{IH} (Min) or V _{IL} (Max))	-1020 -980 -920	— — —	0°C 25°C 75°C	-1035	—	mV
V _{OLC}	Output Threshold LOW Voltage (V _{IN} = V _{IH} (Min) or V _{IL} (Max))	— — —	-1645 -1630 -1605	0°C 25°C 75°C	—	-1610	mV
V _{IH}	Input HIGH Voltage (Guaranteed Input Voltage High for All Inputs)	-1145 -1105 -1045	-840 -810 -720	0°C 25°C 75°C	-1165	-880	mV
V _{IL}	Input LOW Voltage (Guaranteed Input Voltage Low for All Inputs)	-1870 -1850 -1830	-1490 -1475 -1450	0°C 25°C 75°C	-1810	-1475	mV
I _{IH}	Input HIGH Current	— —	220 110	— —	— —	220 110	μA μA
	V _{IN} = V _{IH} (Max) CS Others						
I _{IL}	Input LOW Current	0.5 -50	170 90	— —	0.5 -50	170 90	μA μA
	V _{IN} = V _{IL} (Min) CS Others						
I _{EE}	Supply Current	-220	—	—	-200 (100K) -220 (101K)	—	mA

NOTE:


- R_L = 50Ω to -2V, air flow exceeding 2 m/sec.

AC TEST LOAD CONDITION



*Includes probe and jig capacitance.
C < 5pF (7ns speed grade)
C < 30pF (all other speed grades)

AC TEST INPUT PULSE



Note: All timing measurements are referenced to 50% input levels.

2780 drw 08

RISE/FALL TIME

Symbol	Parameter	Min.	Typ.	Max.	Unit
tR	Output Rise Time	—	1.5	—	ns
tF	Output Fall Time	—	1.5	—	ns

2780 tbl 06

FUNCTIONAL DESCRIPTION

The IDT10504, IDT100504, and IDT101504 BiCMOS ECL static RAMs provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the conventional center power pinout and functionality for 64Kx4 ECL SRAMs.

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (**CS**). The Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (**WE**) to control the write to the SRAM array. While **CS** and ADDR must be set-up when **WE** goes low, DataIN can settle after the falling edge of **WE**, giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If **CS** is held low (active) and addresses remain unchanged, the Data OUT pins will output the written data after "Write Recovery time" (tWR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	S7		S8		S10		S12, 15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle										
tACS	Chip Select Access Time	—	3	—	3	—	4	—	4	ns
trCS	Chip Select Recovery Time	—	3	—	3	—	4	—	4	ns
tAA	Address Access Time	—	7	—	8	—	10	—	12	ns
tOH	Data Hold from Address Change	3	—	3	—	3	—	3	—	ns

NOTE:


1. Input and Output reference level is 50% point of waveform.
2. Output load capacitance, C < 5pF (7ns speed grade only), see "AC Load Test Condition" on previous page.

2780 tbl 07

READ CYCLE GATED BY CHIP SELECT (1, 2)



READ CYCLE GATED BY ADDRESS (1, 3)



NOTE:

1. WE is high for read cycle.
2. Address valid prior to or minimum of tAA-tACS before CS active.
3. CS active prior to or minimum tAA-tACS after address valid.

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


Symbol	Parameter ⁽¹⁾	S7		S8		S10		S12, 15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle										
tw	Write Pulse Width (twSA = minimum)	5	—	6	—	8	—	8	—	ns
twSD	Data Set-up Time	0	—	0	—	0	—	0	—	ns
twSD2 ⁽²⁾	Data Set-up Time to <u>WE</u> High	5	—	5	—	5	—	5	—	ns
twSA	Address Set-up Time (tw = minimum)	0	—	0	—	0	—	0	—	ns
twSCS	Chip Select Set-up Time	0	—	0	—	0	—	0	—	ns
twHD	Data Hold Time	2	—	2	—	2	—	2	—	ns
twHA	Address Hold Time	2	—	2	—	2	—	2	—	ns
twHCS	Chip Select Hold Time	2	—	2	—	2	—	2	—	ns
twS	Write Disable Time	—	5	—	5	—	5	—	5	ns
twR ⁽³⁾	Write Recovery Time	—	5	—	5	—	5	—	5	ns

NOTE:

1. Input and Output reference level is 50% point of waveform.
2. twSD is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires twSD2 with respect to rising edge of WE.
3. twR is defined as the time to reflect the newly written data on the Data Outputs (Q0 to Q3) when no new Address Transition occurs.

2780 tbl 08

WRITE CYCLE TIMING DIAGRAM



2780 drw 11

ORDERING INFORMATION

IDT	nnnnn Device Type	aa Architecture	nn Speed	a Package	a Process/ Temp. Range	
					Blank	Commercial
					C	Sidebrazed DIP
					U ₍₁₎	Hi-Rel Die for MCMs and/or Hybrids
					Y	Plastic SOJ
					7	Speed in Nanoseconds
					8	
					10	
					12	
					15	
					S	Standard Architecture
					10504	256K (64K x 4-bits) BiCMOS ECL-10K Static RAM
					100504	256K (64K x 4-bits) BiCMOS ECL-100K Static RAM
					101504	256K (64K x 4-bits) BiCMOS ECL-101K Static RAM

2780 drw 12

NOTE:

1. Please contact your IDT Sales Representative for more information on specifications and availability of Die products.

Integrated Device Technology, Inc. reserves the right to make changes to the specifications in this data sheet in order to improve design or performance and to supply the best possible product.

Integrated Device Technology, Inc.

2975 Stender Way, Santa Clara, CA 95054-3090


Telephone: (408) 727-6116

FAX 408-492-8674

PACKAGE DIAGRAM OUTLINES

SIDEBRAZE (Continued)

REV	DCN	DESCRIPTION	DATE	APPROVED
01	17566	UPDATED TO STANDARDIZE DWG	4/2/90	<i>D Guilhamet</i>
02	22236	CHANGED b1 MIN DIM		



NOTES: (UNLESS OTHERWISE SPECIFIED)

1. ALL DIMENSIONS ARE IN INCHES.
2. BSC - BASIC LEAD SPACING BETWEEN CENTERS.
3. SYMBOL "N" REPRESENTS THE NUMBER OF LEADS.

DWG #	C32-2	
SYMBOL	MIN	MAX
A	.090	.200
b	.014	.023
b1	.045	.060
C	.008	.014
D	1.580	1.640
E	.380	.410
E1	.390	.420
e	.100 BSC	
L	.100	.175
L1	.150	-
N	32	
Q	.030	.060
S	.030	.065
S1	.005	-
S2	.005	-

MIL-M-38510

JEDEC

TOLERANCES UNLESS
OTHERWISE SPECIFIED
FRAC DEC ANGLES
± - ± - ± -

APPROVALS

DATE

DRAWN *Ad*

03/90


CHECKED

CONFIGURATION

NOT LISTED

EXCEPTIONS

NOT REGISTERED



Integrated Device Technology, Inc.

3236 Scott Blvd., Santa Clara, CA 95051

(408) 727-6116 FAX: (408) 727-2328

32 LD SIDE BRAZE
(400 MIL) MKT DWG

SCALE

N/A

SIZE

A

DRAWING NO.

PSC-2080

REV

02





DO NOT SCALE DRAWING

SHEET

38

PACKAGE DIAGRAM OUTLINES
SOJ (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27855	00	MOVE FROM PSC-4024 REDRAW TO JEDEC FORMAT	03/15/95	



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Stender Way, Santa Clara, CA 95054	
XX±	±	PHONE: (408) 727-8118	
XXX±		FAX: (408) 492-8674	TWO: 910-338-2070
XXXX±			
APPROVALS	DATE	TITLE	
DRAWN JYJ	03/15/95	PJ 32 PACKAGE OUTLINE	
CHECKED		.300" BODY WIDTH SOJ	
		.050" PITCH	
	SIZE	DRAWING No.	REV
	C	PSC-4047	00
DO NOT SCALE DRAWING			

PACKAGE DIAGRAM OUTLINES

SOJ (Continued)


DWG #		S032-2		
SYMBOL	JEDEC VARIATION			NOTE
	AC			
	MIN	NOM	MAX	
A	.130	.139	.148	
A1	.082	.088	.095	
D	.820	.825	.830	3,4
E	.330	.335	.340	
E1	.295	.300	.305	3,5
E2	.260	.267	.275	6
N	32			

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- ⚠ DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
- ⚠ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE **-H-**
- ⚠ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- ⚠ DIMENSION E1 DO NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006 PER SIDE
- ⚠ DIMENSION E2 TO BE DETERMINED AT SEATING PLANE **-C-** CONTACT POINT
- ⚠ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- ⚠ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .005 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION
- ⚠ EXACT SHAPE OF EACH CORNER IS OPTIONAL
- 10 ALL DIMENSIONS ARE IN INCHES
- ⚠ THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-077, VARIATION AC. EXCEPTIONS: JEDEC MAXIMUM PLATED & BASE METAL FRAME THICKNESS ARE .010 & .009 RESPECTIVELY

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27655	00	MOVE FROM PSC-4024 REDRAW TO JEDEC FORMAT	03/15/95	

LAND PATTERN DIMENSIONS



	MIN	MAX
P	.362	.370
P1	.196	.204
P2	.750	BSC
X	.018	.026
e	.050	BSC
N	32	

TOLERANCES UNLESS SPECIFIED		 Integrated Device Technology, Inc. 2975 Stander Way, Santa Clara, CA 95054 PHONE: (408) 727-8118 FAX: (408) 482-8874 TMS: 910-338-2070	
DECIMAL	ANGULAR		
±	±		
APPROVALS	DATE	TITLE	
DRAWN 712	03/15/95	PJ 32 PACKAGE OUTLINE	
CHECKED		.300" BODY WIDTH SOJ	
		.050" PITCH	
		SIZE	DRAWING No.
		C	PSC-4047
		DO NOT SCALE DRAWING	
		REV	00