## TMS3473B PARALLEL DRIVER

SOCS022B - NOVEMBER 1990

**DW PACKAGE** 

(TOP VIEW)

20 D VSS

19 ASR

18 ABSR

17 VCC

16 ABLVL

15 IAOUT

14 ABOUT

13 SAOUT

V<sub>ABG</sub>-

12 VCC

11

IALVL [

Ĭ/N 🛛 2

IAIN [

ABIN [

MIDSEL [

SAIN [

GND

 $v_{ss}$ 

 $V_{ABG+}$ 

6

- TTL-Compatible Inputs
- CCD-Compatible Outputs
- Variable Output Slew Rates With External Resistor Control
- Full-Frame Operation
  - Frame-Transfer Operation
  - Solid-State Reliability
  - Adjustable Clock Levels

## description

The TMS3473B is a monolithic CMOS integrated circuit designed to drive the parallel image-area gate (IAG), parallel storage-area gate (SAG), and

antiblooming gate (ABG) inputs of the Texas Instruments virtual-phase CCD image sensors. The TMS3473B interfaces the CCD image sensor to a user-defined timing generator; it receives TTL input signals from the timing generator and outputs level-shifted and slew-rate-adjusted signals to the image sensor.

The TMS3473B allows operation of the CCD image sensor in either the interlace or noninterlace mode. When the TMS3473B  $\bar{l}/N$  input is connected to V<sub>SS</sub>, the interlace mode is selected (see Figure 1); when  $\bar{l}/N$  is connected to V<sub>CC</sub>, the noninterlace mode is selected (see Figure 2).

The ABOUT output follows the ABIN input and switches between  $V_{ABG-}$  and  $V_{ABG-}$ . The IAOUT and SAOUT outputs follow the IAIN and SAIN inputs, respectively, and switch between  $V_{CC}$  and  $V_{SS}$ . Additionally, ABOUT and IAOUT can each be made to output midlevel voltages. DC inputs to ABLVL and IALVL determine the mid-level voltages that can be output on ABOUT and IAOUT, respectively. A high logic level on the MIDSEL input causes ABOUT to output its midlevel voltage; a low logic level on MIDSEL causes IAOUT to output its midlevel voltage if the interlace mode is selected.

Slew-rate adjustment of the IAOUT and ABOUT outputs is accomplished by connecting IASR to  $V_{CC}$  and ABSR to  $V_{ABG+}$  through external resistors. The larger the resistor values used, the longer the rise and fall times will be.

A low logic level on the  $\overline{PD}$  input causes the TMS3473B to power down and all outputs to assume their low levels (IAOUT and SAOUT to  $V_{SS}$ , ABOUT to  $V_{ABG}$ ).

The TMS3473B is supplied in the DW package and is characterized for operation from -20°C to 45°C.




This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields. These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according to MIL-STD-883C, Method 3015; however, precautions should be taken to avoid application of any voltage higher than maximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted together or the device should be placed in

conductive foam. In a circuit, unused inputs should always be connected to an appropriated logic voltage level, preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publication Guidelines for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices and Assemblies available from Texas Instruments.

> TEXAS INSTRUMENTS

SOCS022B - NOVEMBER 1990

## logic symbol



## **Terminal Functions**

TERMINAL NAME NO.			DESCRIPTION		
		1/0			
ABIN	4	Ī	Antiblooming in		
ABLVL	16	I	DC antiblooming midlevel voltage		
ABOUT	14	0	Antiblooming out		
ABSR	18	1	Antiblooming slew rate		
GND	8		Ground		
IAIN	3	- 1	Parallel image area in		
IALVL	1	1	DC parallel image area midlevel voltage		
IAOUT	15	0	Parallel-image-area out		
IASR	19	1	Parallel-image-area slew rate		
Ī/N	2	1	Interlace/noninterlace select		
MIDSEL	5	l l	IAOUT/ABOUT midlevel voltage select		
PD	7	1	Power down		
SAIN	6	ļ	Parallel storage area in		
SAOUT	13	0	Parallel storage area out		
VABG+	9	I	Positive ABG supply voltage		
VABG-	11	1	Negative ABG supply voltage		
v <sub>CC</sub> †	12	1	Positive supply voltage		
v <sub>CC</sub> †	17	ı	Positive supply voltage		
v <sub>ss</sub> †	10	ı	Negative supply voltage		
v <sub>SS</sub> †	20	l l	Negative supply voltage		

T All pins of the same name should be connected together externally.




Figure 1. Parallel-Driver Timing Diagram (interlace mode)

<sup>‡</sup> A readout occurs if the TMS3473B is driving a full-frame CCD image sensor; a transfer to memory occurs if the TMS3473B is driving a frame-transfer CCD image sensor.



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†


Positive supply voltage, V <sub>CC</sub> (see Note 1)	4.4 V
Negative supply voltage, VSS (see Note 2)	
Positive ABG supply voltage, V <sub>ABG+</sub>	5.6 V
Negative ABG supply voltage, VABG	–8 V
ABG supply voltage differential (VABG+ ~ VSS)	15.2 V
Operating free-air temperature range, T <sub>A</sub>	-30°C to 75°C
Storage temperature range	-55°C to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Continuous total power dissipation, T <sub>A</sub> ≤ 25°C: Unmounted device (see Figure 3) DW packa	ge 825 mW
Mounted device (see Figure 3) DW package	1150 mW

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to the GND terminal.

The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.

#### **POWER DISSIPATION**



#### Figure 3

NOTE A: The mounted-device derating curve in Figure 3 was obtained under the following conditions:

The board was 50 mm by 50 mm by 1.6 mm thick.

The board material was glass epoxy.

The copper thickness of all the etch runs was 35 microns.

Etch run dimensions - DW package - All 20 etch runs were 0.4 mm by 22 mm.

Each chip was soldered to the board.

An aluminum cooling fin 10 mm by 10 mm by 1 mm thick was coupled to the chip with thermal paste.



## recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT	
Positive supply voltage, V <sub>CC</sub> †			1	4.4	٧	
Negative supply voltage, VSS <sup>†</sup>			-10	-9.7	٧	
Positive ABG supply voltage, VABG+ <sup>†</sup>			3.5	4.4	٧	
Negative ABG supply voltage, VABG_†			-7	-6.2	٧	
Power supply voltage differential (V <sub>CC</sub> - V <sub>SS</sub> )				15.5	V	
DC parallel image area midlevel voltage, IALVL‡	Z < 5 kΩ	-6	5	-2	٧	
DC antiblooming midlevel voltage, ABLVL	Z < 2.5 kΩ	-3.5	-2.5	1	٧	
I Park I and I and I also I al	ABIN, MIDSEL, PD, IAIN, or SAIN	2.5	5		٧	
High-level input voltage, VIH	Ĭ/N	V <sub>CC</sub> - 0.4				
Law to at in order of the control of	ABIN, MIDSEL, PD, IAIN, or SAIN		0	0.9	V	
Low-level input voltage, V <sub>IL</sub>	Ī/N			V <sub>SS</sub> + 0.4		
lam A vallage M	ABLVL	-3.5		1	V	
Input voltage, V <sub>I</sub>	IALVL	-6		-2	1 '	
Clock rate	IAIN, SAIN§			3.58	N41.1-	
Clock rate	ABIN§		2		MHz	
Input resistance, Rin	IALVL, ABLVL	2.5			kΩ	
Slope resistance bias		10		50	kΩ	
Input capacitance, Cin	ABLVL	1			μF	
Operating free-air temperature, TA				45	°C	

<sup>†</sup> V<sub>CC</sub>, V<sub>SS</sub>, V<sub>ABG+</sub>, and V<sub>ABG</sub> have 100-mA current limits. Adequate decoupling capacitors are required from these pins to ground. ‡ Proper adjustment is required for interlace-mode operation.

<sup>§</sup> Different CCD image sensors have different maximum clock rates. See the individual CCD image sensor data sheets for these rates.

SOCS022B - NOVEMBER 1990

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Note 2)

	PAF	PARAMETER TEST CONDITIONS†		MIN	MAX	UNIT	
V	High-level output	ABOUT	I <sub>OH</sub> = 180 mA (peak)	V <sub>ABG+</sub> - 0.2	V <sub>ABG+</sub> + 0.2	V	
νон	∨он	voltage	IAOUT, SAOUT	I <sub>OH</sub> = 730 mA (peak)	V <sub>CC</sub> - 0.5	V <sub>CC</sub> + 0.5	٧
VOI	Low-level output	ABOUT	I <sub>OL</sub> = 180 mA (peak)	V <sub>ABG</sub> 0.3	V <sub>ABG</sub> - + 0.3	v	
	voltage	IAOUT, SAOUT	I <sub>OL</sub> = 730 mA (peak)	V <sub>SS</sub> - 0.6	V <sub>SS</sub> + 0.8	V	
hul	High-level input	ABIN, IAIN, SAIN, MIDSEL, PD	V <sub>IH</sub> = 5 V	0	-50		
	current	Í/N	V <sub>IH</sub> = V <sub>CC</sub> = 2 V		±10	μA	
ı +	Low-level input	ABIN, IAIN, SAIN, MIDSEL, PD	V <sub>IL</sub> = 0 V		±10	μА	
I <sub>IL</sub> †	L' current    I/N    V <sub>IL</sub> = V <sub>SS</sub> = -10 V		±10	μА			
<sup>I</sup> AB	Antiblooming current		Average load, See Note 3		20	mA	
loo	Supply current		No load, PD = 0 V		1.5	mA	
ISS			Average load, See Note 4		25	ı ma	

<sup>†</sup> These parameters are measured with V<sub>SS</sub> = -10.3 V, V<sub>CC</sub> = 2.1 V, V<sub>ABG+</sub> = 4.3 V, V<sub>ABG-</sub> = -7 V, and with IASR connected to V<sub>CC</sub> and ABSR connected to V<sub>ABG+</sub> both through 22-kΩ resistors.

- NOTES: 2. The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for voltage levels only.
  - The load consists of a TC241 CCD image sensor with the ABG input clocked at 2 MHz using ABG mode 3 (see the TMS3471C data sheet for details on mode 3).
  - 4. The load consists of a TC241 CCD image sensor with the IAG and SAG inputs clocked at 2.1 MHz.

#### switching characteristics

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT	
t <sub>r</sub> Rise time	ABOUT					140	
	IAOUT, SAOUT	V <sub>CC</sub> = 2.1 V,		V <sub>ABG</sub> – = -7 V, See Note 5	40	180	ns
t <sub>f</sub> Fall time	ABOUT	T <sub>A</sub> = 25°C,			45	100	
	raii lime	IAOUT, SAOUT			30	110	ns

NOTE 5: IASR is connected to V<sub>CC</sub> and ABSR is connected to V<sub>ABG+</sub>, both through 22-kΩ resistors. The load consists of a TC241 CCD image sensor with ABG clocked at 2 MHz using ABG mode 3 (see the TMS3471C data sheet for details on mode 3).




#### **MECHANICAL DATA**

#### DW/R-PDSO-G\*\*

## PLASTIC WIDE-BODY SMALL-OUTLINE PACKAGE

#### 20-PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).