


GMSK MODEM: 4,000 BPS TO 19,200 BPS

FEATURES

- Single Chip Modem
- Full- or Half-Duplex Operation
- Meets MOBITEX Specification
- Selectable BT (0.3 or 0.5)
- Serial RX and TX Data Interfaces
- RX and TX Data Clock Generation
- RX Signal Tracking Controls
- RX S/N Indication
- On-chip Input & Output Filters
- Separate RX and TX Powersave Inputs

APPLICATIONS

- FM Radio Data Links • Telemetry
- Bar Code Reading
- Point-of-Sale Terminals
- Local Area Networks



Description

The MX489 is a synchronous Modem for use in FM radio data links. Employing Gaussian Minimum Shift Keying (GMSK) baseband modulation with a selectable transmit BT of 0.3 or 0.5, it is capable of data rates of 4000 to 19200 bits per second.

The BT 0.3 is primarily intended for the RAM-MOBITEX service operating at 8000 bps (12.5 kHz channel spacing). A BT of 0.5 serves other systems conforming to FCC (part 90, 94 and 97) and DOC channel allocations for 12.5, 25, 30 and 50 kHz channel spacing and data rates of 4800, 9600 and 19200 baud.

The transmit and receive data interfaces are bit serial, synchronized to TX and RX data clocks generated by the Modem. Separate TX and RX Powersave inputs allow full or half-duplex operation. RX input levels can be set by a suitable a.c. and d.c. level adjusting circuit built with external components around an on-chip RX input amplifier.

Acquisition, lock and hold

of RX data signals is made easier and faster by the use of RX Control Inputs to clamp, detect and/or hold input data levels and can be set by the μ Processor as required.

The MX489 is available in 24-pin plastic SOIC and CDIP packages.





Figure 1 - Functional Block Diagram

PIN FUNCTION TABLE

Pin	Function
1	Xtal: The output of the on-chip clock oscillator.
2	Xtal/Clock: The input to the on-chip Xtal oscillator. A Xtal, or externally derived clock (f_{XTAL}) pulse input should be connected here. If an externally generated clock is to be used, it should be connected to this pin and the "Xtal" pin left unconnected. Note that operation of the MX489 without a suitable Xtal or clock input may cause device damage.
3	ClkDivA: These two logic level inputs that control the internal clock divider and hence the transmit
4	ClkDivB: and receive data rate. See Table 1.
5	RX Hold: A logic "0" applied to this input will 'freeze' the Clock Extraction and Level Measurement circuits unless they are in 'acquire' mode.
6	RXDCacq: A logic "1" applied to this input will set the RX Level Measurement circuitry to the 'acquire' mode.
7	PLLacq: A logic "1" applied to this input will set the RX Clock Extraction circuitry to 'acquire' mode (see Table 2).
8	RX PSAVE: A logic "1" applied to this input will powersave all receive circuits except for RX CLK output (which will continue at the set bit-rate) and cause the RX Data and RX S/N outputs to go to a logic "0".
9	V_{BIAS}: The internal circuitry bias line, held at $V_{DD}/2$, this pin must be decoupled to V_{SS} by a capacitor mounted close to the pin.
10	RX FB: The output of the RX Input Amplifier/The input to the RX Filter.
11	RX Signal In: The input to RX input amplifier.
12	V_{SS}: Negative supply rail. Signal ground.
13	Doc1: Connections to the RX Level Measurement Circuitry. A capacitor should be connected
14	Doc2: from each pin to V_{SS} .
15	BT: A logic level to select the modem BT (the ratio of the TX Filter's -3dB frequency to the Bit-Rate). A logic "1" sets the modem to a BT of 0.5, a logic "0" to a BT of 0.3.
16	TX Out: The TX signal output from the MX489 GMSK Modem.
17	TX Enable: A logic "1" applied to this input enables the transmit data path through the TX Filter to the TX Out pin. A logic "0" will put the TX Out pin to V_{BIAS} via a high impedance.
18	TX PSAVE: A logic "1" applied to this input will powersave all transmit circuits except for the TX Clock.
19	TX Data: The logic level input for the data to be transmitted. This data should be synchronous with TX Clk.
20	RX Data: A logic level output carrying the received data, synchronous with RX Clk.
21	RX CLK: A logic level clock output at the received data bit-rate.
22	TX CLK: A logic level clock output at the transmit-data rate.
23	RX S/N: A logic level output which may be used as an indication of the quality of the received signal.
24	V_{DD}: Positive supply rail. A single +5 volt power supply is required. Levels and voltages within this modem are dependent upon this supply. This pin should be decoupled to V_{SS} by a capacitor mounted close to the pin.



Component	Value	Component	Value
R ₁	Note 1	C ₄	0.1μF
R ₂	1.0MΩ	C ₅	1.0μF
R ₃	Note 2	C ₆	22.0pF
R ₄	100kΩ	C ₇	0.015μF
C ₁	Note 1	C ₈	0.015μF
C ₂	33.0pF	X ₁	Note 3
C ₃	33.0pF		

Tolerance: Capacitors = ± 20% Resistors = ± 10%

Figure 2 - External Components

Notes

- The RC network formed by R₁ and C₁ is required between the TX Out pin and the input to the modulator. This network, which can form part of any d.c. level shifting and gain adjustment circuitry, forms an important part of the transmit signal filtering. The ground connection to the capacitor C₁ should be positioned to give maximum attenuation of high-frequency noise into the modulator.

The component values should be chosen so that the product of the resistance (Ohms) and the capacitance (Farads) is:

$$\text{BT of } 0.3 = 0.34/\text{bit rate (bits/second)}$$

$$\text{BT of } 0.5 = 0.22/\text{bit rate (bits/second)}$$

with suitable values for common bit rates being:

	R ₁	C ₁
8000 bits/sec BT = 0.3	91.0kΩ	470pF
4800 bits/sec BT = 0.5	100kΩ	470pF
9600 bits/sec BT = 0.5	47.0kΩ	470pF

- R₃, R₄ and C₆ form the gain components for the RX Input signal. R₃ should be chosen as required by the signal input level.
- The MX489 can operate correctly with Xtal/Clock frequencies as detailed in Table 1. Operation of this device without a Xtal or Clock input may cause device damage.

Application Information




Figure 3 - External Signal Paths

Clock Oscillator and Dividers

The TX and (nominal) RX data rates are determined by division of the frequency present at the Xtal pin, which may be generated by the on-chip Xtal oscillator or be derived from an external source.

The division ratio is controlled by the logic level inputs on the CkDivA/B pins, and is shown in the table below - together with an indication of how various 'standard' data rates may be derived from common μP Xtal frequencies.

Pin 3	Pin 4	Division Ratio	Xtal/Clock Frequency (MHz)			
			4.096	4.9152	2.048	2.4576
0	0	128	-	-	16 kb/s	19.2 kb/s
0	1	256	16 kb/s	19.2 kb/s	8 kb/s	9.6 kb/s
1	0	512	8 kb/s	9.6 kb/s	4 kb/s	4.8 kb/s
1	1	1024	4 kb/s	4.8 kb/s	-	-

Table 1 - Xtal/Clock Frequencies and Corresponding Data Rates

Radio Channel Requirements

To achieve legal adjacent channel performance at high bit-rates, a radio with an accurate carrier frequency and an accurate modulation index will be required.

To achieve optimum channel utilization, (eg. low BER and high data-rates) attention must be paid to the phase and frequency response of both the IF and baseband circuitry.




Figure 4 - Minimum $\mu\text{Controller}$ System Connections

Application Information

RX Signal Path Description

The function of the RX circuitry is to:

1. Set the incoming signal to a usable level.
2. Clean the signal by filtering.
3. Provide d.c. level thresholds for clock and data extraction.
4. Provide clock timing information for data extraction and external circuits.
5. Provide RX data in a binary form.
6. Assess signal quality and provide Signal-to-Noise information.

The output of the radio receiver's Frequency Discriminator should be fed to the MX489's RX Filter via a suitable gain and d.c. level adjusting circuit. This gain circuit can be built, with external components, around the on-chip RX Input Amplifier, with the gain set so that the signal level at the RX Feedback pin is nominally 1-volt peak-to-peak centered around V_{BIAS} when receiving a continuous

"1111000011110000 .." data pattern.

Positive going signal excursions at RX Feedback pin will produce a logic "0" at the RX Data Output. Negative going excursions will produce a logic "1."

The received signal is fed through the lowpass RX Filter, which has a -3dB corner frequency of 0.56 times the data bit-rate, before being applied to the Level Measure and Clock and Data extraction blocks.

The Level Measuring block consists of two voltage detectors. One of which measures the amplitude of the 'positive' parts of the received signal; the other measures the amplitude of the 'negative' portions. External capacitors are used by these detectors, via the Doc 1/2 pins, to form voltage- 'hold' or 'integrator' circuits. Results of the two measurements are then processed to establish the optimum d.c. level decision-thresholds for the Clock and Data extraction, depending upon the RX signal amplitude, BT and any d.c. offset present.

RX Circuit Control Modes

The operating characteristics of the RX Level Measurement and Clock Extraction circuits are controlled, as shown in Table 2, by logic level inputs applied to the 'PLLacq,' 'RX Hold' and 'RXDCacq' pins to suit a particular application, or to cope with changing reception conditions.

As shown in Figure 5, in general, a data transmission will begin with a preamble of, for example, "1100110011001100," to allow the receive modem to establish timing- and level- lock as quickly as possible. During the time that the preamble is expected, the 'RXDCacq' and 'PLLacq' inputs should be switched from a logic "0" to "1" so that the Level Measuring and Clock Extraction modes are operated and sequenced as shown.

The 'RX Hold' input should normally be held at a logic

"1" while data is being received, but may be driven to a logic "0" to freeze the Level Measuring and Clock Extraction circuits during a fade. If the fade lasts for less than 200 bit periods, normal operation can be resumed by returning the 'RX Hold' input to a logic "1" at the end of the fade. For longer fades, it may be better to reset the Level Measuring circuits by placing the 'RXDCacq' to a logic "1" for 10 to 20 bit periods.

'RX Hold' has no effect on the Level Measuring circuits while 'RXDCacq' is at a logic "1," and has no effect on the PLL while 'PLLacq' is at a logic "1."

A logic "0" on 'RX Hold' does not disable the 'RX Clock' output, and the RX Data Extraction and S/N Detector circuits will continue to operate.




Figure 5 - RX Mode Control Diagram

Application Information

PLLacq	RX Hold	PLL Action
"1"	X	Acquire: Sets the PLL bandwidth wide enough to allow a lock to the received signal in less than 8 zero crossings. The Acquire mode will operate as long as PLLacq is a logic "1".
"1" to "0"	"1"	Medium Bandwidth: The correction applied to the extracted clock is limited to a maximum of $\pm 1/16$ th bit-period for every two received zero-crossings. The PLL operates in this mode for a period of about 30 bits immediately following a "1" to "0" transition of the PLLacq input, provided that the RX Hold input is a logic "1".
"0"	"1"	Narrow Bandwidth: The correction applied to the extracted clock is limited to a maximum of $\pm 1/64$ th bit-period for every two received zero-crossings. The PLL operates in this mode whenever the RX Hold Input is a logic "1" and PLLacq has been a logic "0" for at least 30 bit periods (after Medium Bandwidth operation for instance).
"0"	"0"	Hold: The PLL feedback loop is broken, allowing the RX Clock to freewheel during signal fade periods.
RXDCacq	RX Hold	RX Level Measure Action
"0" to "1"	X	Clamp: Operates for one bit-time after a "0" to "1" transition of the RXDCacq input. The external capacitors are rapidly charged towards a voltage mid-way between the received signal input level and V_{BIAS} with the charge time-constant being of the order of 0.5bit-time.
"1"	X	Fast Peak Detect: The voltage detectors act as peak-detectors, one capacitor is used to capture the 'positive'-going signal peaks of the RX Filter output signal and the other capturing the 'negative'-going peaks. The detectors operate in this mode whenever the RXDCacq input is at a logic "1," except for the initial 1-bit Clamp-mode time.
"0"	"1"	Averaging Peak Detect: Provides a slower but more accurate measurement of the signal peak amplitudes.
"0"	"0"	Hold: The capacitor charging circuits are disabled so that the outputs of the voltage detectors remain substantially at the last readings (discharging very slowly [time-constant approx. 2,000 bits] towards V_{BIAS}).

Table 2 - PLL and RX Level Measurement Operational Modes

RX Clock Extraction

Synchronized by a phased locked loop (PLL) circuit to zero-crossings of the incoming data, the 'RX Clock Extraction' circuitry controls the 'RX CLK' output. The RX Clock is also used internally by the Data Extraction circuitry. The PLL parameters can be varied by the 'RX Circuit Control' inputs PLLacq and RX Hold to operate in one of four PLL modes as described in Table 2.

RX Data Extraction

The 'RX Data Extraction' circuit decides whether each received bit is a "1" or "0" by sampling the output of the RX Filter in the middle of each bit-period, and comparing the sampled voltage against a threshold derived from the 'Level Measuring' circuit. This threshold is varied on a bit-by-bit basis to compensate for intersymbol interference depending on the chosen BT. The extracted data is output from the 'RX Data' pin, and should be sampled externally on the rising edge of the 'RX CLK.'

RX S/N Detection

The 'RX S/N Detector' system classifies the incoming zero-crossings as GOOD or BAD depending upon the time when each crossing actually occurs with respect to its expected time as determined by the Clock Extraction PLL. This information is then processed to provide a logic level output at the 'RX S/N' pin.

By monitoring, and averaging, this output it is possible to derive a measure of the Signal-to-Noise-Ratio and hence the Bit-Error-Rate of the received signal.

Monitoring of this output will provide an indication of the depth of a 'fade' condition.

Application Information

Bit Error Performance




Figure 6 - Typical Bit-Error-Rate Performance

RX Signal Quality

Figure 7 shows the effect of input RX signal quality on the "RX S/N" output.




Figure 7 - Typical Rx S/N Output 'High-Time' (%) vs Input S/N

Application Information

TX Signal Path Description

The binary data applied to the 'TX Data' input is retimed within the chip on each rising edge of the 'TX Clock' and then converted to a 1-volt peak-to-peak binary signal centred about V_{BIAS} .

If the 'TX Enable' input is 'high,' then this internal binary signal will be connected to the input of the lowpass TX Filter, and the output of the filter connected to the 'TX Out' pin.

TX Enable	TX Filter Input	TX Out Pin
'1' (high)	1 volt p-p Data In	Filtered Data
"0" (low)	V_{BIAS}	V_{BIAS} via 500k Ω

A 'low' input to the 'TX Enable' will connect the input of the TX Filter to V_{BIAS} , and disconnect the 'TX Out' pin from the filter, connecting it instead to V_{BIAS} through a high resistance (nominally 500k Ω).

The TX Filter has a lowpass frequency response, which is approximately gaussian in shape as shown in Figure 9, to minimize amplitude and phase distortion of the binary signal while providing sufficient attenuation of the high frequency-components which would otherwise cause interference into adjacent radio channels. The actual filter bandwidth to be used in any particular application will be determined by the overall system requirements. The attenuation-vs-frequency response of the transmit filtering provided by the MX489 have been designed to meet the specifications for most GMSK modem systems, having a -3dB bandwidth switchable between 0.3 and 0.5 times the data bit-rate (BT).

Note that an external RC network is required between the 'TX Out' pin and the input to the Frequency Modulator (see Figures 2 and 3). This network, which can form part of any d.c. level shifting and gain adjustment circuitry, forms an important part of the transmit signal filtering. The ground connection to capacitor C_1 should be positioned to give maximum attenuation of high-frequency noise into the modulator.

The component values should be chosen so that the product of the resistance (Ohms) and the capacitance (Farads) is:

BT of 0.3 = 0.34/bit rate (bits/second)


BT of 0.5 = 0.22/bit rate (bits/second)

with suitable values for common bit rates being:

	R	C
8000 bits/sec, BT = 0.3	91.0k Ω	470pF
4800 bits/sec, BT = 0.5	100k Ω	470pF
9600 bits/sec, BT = 0.5	47.0 Ω	470pF

The signal at 'TX Out' is centered around V_{BIAS} , going positive for logic "1" (high) level inputs to the 'TX Data' input and negative for logic "0" (low) inputs.

When the transmit circuits are put into a 'powersave' mode (by a logic "1" to the 'TX PS' pin) the output voltage of the TX Filter will go to V_{SS} . When power is subsequently restored to the TX Filter, its output will take several bit-times to settle. The 'TX Enable' input can be used to prevent these abnormal voltages from appearing at the 'TX Out' pin.



Application Information




Figure 9 - TX Filter Response




Figure 10 - Typical Transmit Eye Patterns




Figure 11 - TX Output Spectrum (Random Data)

Specifications

Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not suggested.

Supply Voltage	-0.3 to 7.0V
Input Voltage at any pin (ref $V_{SS}=0V$)	-0.3 to ($V_{DD} + 0.3V$)
Sink/Source Current (supply pins)	$\pm 30mA$
(other pins)	$\pm 20mA$
Total Device Dissipation (@ $T_{AMB}=25^{\circ}C$)	800mW max.
Derating	10 mW/ $^{\circ}C$
Operating Temperature	-40 $^{\circ}C$ to +85 $^{\circ}C$
Storage Temperature	-55 $^{\circ}C$ to +125 $^{\circ}C$

Operating Limits

All devices were measured under the following conditions unless otherwise noted.

$$V_{DD} = 5.0V$$

$$T_{AMB} = 25^{\circ}C$$

$$\text{Data Rate} = 8000 \text{ bps}$$

$$\text{Xtal/Clock } f_0 = 4.086 \text{ MHz}$$

$$\text{Noise bandwidth} = \text{bit rate}$$

Characteristics	See Note	Min.	Typ.	Max.	Unit
Static Values					
Supply Voltage (V_{DD})		4.5	5.0	5.5	V
Supply Current					
	TX PS	RX PS			
	1	1	-	1.0	mA
	0	1	-	3.0	mA
	1	0	-	4.0	mA
	0	0	-	7.0	mA
Input Logic Levels					
Logic "1"		3.5	-	-	V
Logic "0"		-	-	1.5	V
Logic Input Current	2	-5.0	-	5.0	μA
Logic "1" Output Level at $I_{OH} = -120\mu A$		4.6	-	-	V
Logic "0" Output Level at $I_{OL} = 120\mu A$		-	-	0.4	V
Transmit Parameters					
TX OUT, Output Impedance	3	-	1.0	-	k Ω
TX OUT, Level	4	0.8	1.0	1.2	V p-p
TX Data Delay (BT = 0.3)	5	-	2.0	2.5	bit-periods
(BT = 0.5)	5	-	1.5	2.0	bit-periods
TX PS to Output-Stable Time	6	-	4.0	-	bit-periods
Receive Parameters					
RX Amplifier -					
Input Impedance		1.0	-	-	M Ω
Output Impedance	7	-	10.0	-	k Ω
Voltage Gain		-	50.0	-	dB
RX Filter Signal Input Level	8	0.7	1.0	1.3	V p-p
RX Time Delay	9	-	-	3.0	bit-periods
On-Chip Xtal Oscillator					
R_{IN}		10.0	-	-	M Ω
R_{OUT}		5.0	-	15.0	k Ω
Voltage Gain		-	15.0	-	dB
Xtal/Clock Frequency		1.0	-	5.0	MHz
"High" Pulse Width	10	80.0	-	-	ns
"Low" Pulse Width	10	80.0	-	-	ns

Notes

- Not including current drawn from the MX489 pins by external circuitry. See Absolute Maximum Ratings.
- For V_{IN} in the range V_{SS} to V_{DD} .
- For a load of 10k Ω or greater. TX PS input at logic "0"; TX Enable = "1".
- Data pattern of "1111000011110000 .."
- Measured between the rising edge of 'TX Clock' and the center of the corresponding bit at 'TX Out.'
- Time between the falling edge of 'TX PS' and the 'Tx Out' voltage stabilising to normal output levels.
- For a load of 10k Ω or greater. RX PS input at logic "0".
- For optimum performance, Measured at the 'RX Feedback' pin for a "1111000011110000 .." pattern.
- Measured between the center of bit at 'RX Signal In' and corresponding rising edge of the 'RX Clock'.
- Timing for an external clock input to the Xtal/clock pin.