



On-Board Computers

| Part Number | Function | Key Features | Package | Source |
|-------------|--|--|---------------|--------|
| TSC691E | 32-bit SPARC computer: integer unit | Radiant tolerant, 10 Mips @ 14 MHz, JTAG interface | MQFPF256 | NT |
| TSC692E | 32-bit SPARC computer: floating-point unit | Radiant tolerant, 2 Mflops @ 14 MHz, JTAG interface | MQFPF160 | NT |
| TSC693E | 32-bit SPARC computer: memory controller | Radiant tolerant, JTAG interface | MQFPF256 | NT |
| 656XX | Fast low-power SRAMs | 16 K – 64 K – 256 K – 1 M. 35 ns to 50 ns low standby current | DIL flat pack | NT |
| 657XX | Fast SRAM | 16 K – 64 K – 256 K, 20 ns to 35 ns | DIL | NT |
| 67XXX | Dual-port RAMs | 1 K to 8 K x 8/8 K x 16, 35 ns (MIL), very low power | DIL flat pack | NT |
| 6720X | FIFO memory | 512 x 9, 5 to 16 K x 9, 15 ns (MIL), very low power | DIL flat pack | NT |
| 29C516E | EDAC 16 bits | Fast error detection: 30 ns (max.) Fast error correction: 33 ns (max.) Detects chip errors (x1, x4, x8 RAM format) | MQFL100 | NT |
| 29C532E | EDAC 32 bits | | MQFPF256 | NT |
| TSC21020E | 32/40-bit IEEE floating-point DSP microprocessor | 30 Mips instruction rate, 90 Mflops peak, 60 Mflops sustained performance | | NT |

Data Communications

| | | | | |
|--------------------|-----------------------------------|---|---------------------------------------|----|
| TSS923E TSS933E | HSD link transmitter/ receiver | 200 to 400 Mbaud/s, IBM ESCOM & ATM compliant | MQFPJ28, LCC28, PLCC28, SO28 | NT |
| 29C80E | Image compression | 2-0 discrete cosine transform (DCT) circuit | CerQUAD132 | NT |
| 29C94 | Multi-channel protocol controller | Up to 32 channels, on-chip context memory | LCC68 | NT |
| 6M7XXX | FIFO memories | From 512 x 9 to 16 K x 9, FIFOs 25 ns, 50 μ A standby current | DIL flat pack | NT |