

**MOSEL VITELIC****V53C664A****64K x 16 BIT FAST PAGE MODE****BYTE WRITE CMOS DYNAMIC RAM**

V53C664A	60/60L	70/70L	80/80L
Max. RAS Access Time, ( $t_{RAC}$ )	60 ns	70 ns	80 ns
Max. Column Address Access Time, ( $t_{CAA}$ )	35 ns	40 ns	45 ns
Min. Fast Page Mode Cycle Time, ( $t_{PC}$ )	45 ns	50 ns	55 ns
Min. Read/Write Cycle Time, ( $t_{RC}$ )	110 ns	120 ns	135 ns

LOW POWER V53C664AL	60L	70L	80L
Max. CMOS Standby Current, ( $I_{DD6}$ )	200 $\mu$ A	200 $\mu$ A	200 $\mu$ A

**Features**

- 64K by 16-bit organization
- RAS Access time: 60, 70, 80 ns
- Low power dissipation
  - V53C664AK10
    - Operating Current – 115 mA max.
    - TTL Standby Current – 2 mA max.
- Low CMOS Standby Current
  - V53C664A – 1.0 mA max.
  - V53C664AL – 0.2 mA max.
- Low Battery Back-up Current
  - V53C664AL – 300  $\mu$ A max.
  - 200  $\mu$ A with 64ms refresh interval available on request
- Fast Page, Byte-Write, Read-Modify-Write, CAS before RAS refresh, and RAS-only refresh capability
- Refresh Interval
  - V53C664A – 256 cycles/4ms
  - V53C664AL – 256 cycles/32ms
- Available in 40 Pin Plastic SOJ package

**Description**


The V53C664A is a new generation, 65,536 word x 16 bit CMOS dynamic RAM fabricated with VICMOS III technology. The 16-bit wide organization makes the V53C664A ideal for high bandwidth applications such as imaging and graphics. In addition, the version with very low standby current, V53C664AL, is extremely suitable for portable applications such as laptop and notebook personal computers.

The V53C664A supports Fast Page Mode operation for high data bandwidth. Fast Page Mode allows 256 random accesses within a single row with access cycle times as short as 55 ns per 16-bit word. The addition of Byte Write control, of upper and lower byte, makes the V53C664A ideal for use in 16-, 32-bit wide data bus systems.

Multiplexed address inputs and common input/output permit the V53C664A to be packaged in a standard 40 pin plastic SOJ to provide high system bit densities.


**Device Usage Chart**

Operating Temperature Range	Package Outline	Access Time (ns)			Power		Temperature Mark
	K	60	70	80	Low	Std.	
0°C to 70°C	•	•	•	•	•	•	Blank



1501 03

**40-Pin Plastic SOJ  
PIN CONFIGURATION  
Top View**




1018 01

**Pin Names**

Symbol	Name
A <sub>0</sub> – A <sub>7</sub>	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
$\overline{UW}$	Read/Upper Byte Write Input
$\overline{LW}$	Read/Lower Byte Write Input
$\overline{OE}$	Output Enable
I/O <sub>1</sub> – I/O <sub>16</sub>	Data Input/Output
V <sub>DD</sub>	Power (+ 5V)
V <sub>SS</sub>	Ground
NC	No Connection

**Logic Symbol**



**Absolute Maximum Ratings\***

Ambient Temperature

- Under Bias ..... -10°C to +80°C
- Storage Temperature (plastic) .... -55°C to +125°C
- Voltage Relative to  $V_{SS}$  ..... -1.0 to +7.0 V
- Data Out Current ..... 50 mA
- Power Dissipation ..... 1.0 W

\*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


**Capacitance\***

$V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$

Symbol	Parameter	Min.	Max.	Unit
$C_{IN1}$	Input Capacitance (A0 - A7)	3	4	pF
$C_{IN2}$	Input Capacitance ( $\overline{RAS}$ , $\overline{CAS}$ , $\overline{UW}$ , $\overline{LW}$ , $\overline{OE}$ )	4	5	pF
$C_{OUT}$	Output Capacitance (I/O1 - I/O16)	5	7	pF

\*NOTE: Capacitance is sampled and not 100% tested

**Block Diagram**



DC and Operating Characteristics

T<sub>A</sub> = 0°C to 70°C, V<sub>DD</sub> = 5 V ±10%, V<sub>SS</sub> = 0 V, unless otherwise specified.

Symbol	Parameter	Access Time	V53C664A			V53C664AL			Unit	Test Conditions	Notes
			Min.	Typ.	Max.	Min.	Typ.	Max.			
I <sub>LI</sub>	Input Leakage Current (any input pin)		-10		10	-10		10	µA	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	
I <sub>LO</sub>	Output Leakage Current (for High-Z State)		-10		10	-10		10	µA	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> R <sub>AS</sub> , C <sub>AS</sub> at V <sub>IH</sub>	
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current, Operating	60			140			140	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	1,2
		70			130			130			
		80			115			115			
I <sub>DD2</sub>	V <sub>DD</sub> Supply Current, TTL Standby				2.0			2.0	mA	R <sub>AS</sub> , C <sub>AS</sub> at V <sub>IH</sub> other inputs ≥ V <sub>SS</sub>	
I <sub>DD3</sub>	V <sub>DD</sub> Supply Current, R <sub>AS</sub> -Only Refresh	60			140			140	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	2
		70			130			130			
		80			115			115			
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current, Fast Page Mode Operation	60			130			130	mA	Minimum Cycle	1,2
		70			110			110			
		80			90			90			
I <sub>DD6</sub>	V <sub>DD</sub> Supply Current, CMOS Standby				1.0			0.2	mA	R <sub>AS</sub> ≥ V <sub>DD</sub> - 0.2 V, C <sub>AS</sub> ≥ V <sub>DD</sub> - 0.2V, other inputs ≥ V <sub>SS</sub>	
I <sub>DD7</sub> *	Battery Backup Data Retention Current (only "L" Version)				N.A.			0.3*	mA	C <sub>AS</sub> -Before-R <sub>AS</sub> Refresh cycles t <sub>RC</sub> = 125 µs CMOS clock levels	18
V <sub>IL</sub>	Input Low Voltage		-1		0.8	-1		0.8	V		3
V <sub>IH</sub>	Input High Voltage		2.4		V <sub>DD</sub> +1	2.4		V <sub>DD</sub> +1	V		3
V <sub>OL</sub>	Output Low Voltage				0.4			0.4	V	I <sub>OL</sub> = -2.5 mA	
V <sub>OH</sub>	Output High Voltage		2.4			2.4		V	V	I <sub>OH</sub> = 2.1 mA	

\* I<sub>DD7</sub> = 0.2 mA max. with t<sub>RC</sub> = 250µs (64ms refresh interval) available on request.

2

**AC Characteristics**

$T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$  unless otherwise noted

AC Test conditions, input pulse levels 0 to 3 V

#	JEDEC Symbol	Symbol	Parameter	60		70		80		Unit	Notes
				Min.	Max.	Min.	Max.	Min.	Max.		
1	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
2	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Read or Write Cycle Time	110	—	120	—	135	—	ns	
3	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	40	—	40	—	45	—	ns	
4	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	CAS Hold Time	70	—	70	—	80	—	ns	
5	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	20	10K	25	10K	30	10K	ns	
6	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay	20	40	20	45	22	50	ns	4
7	t <sub>WH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—	ns	
8	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0	—	0	—	0	—	ns	
9	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	10	—	10	—	12	—	ns	
10	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Setup Time	0	0	0	—	0	—	ns	
11	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	10	—	10	—	15	—	ns	
12	t <sub>CL1RH1(R)</sub>	t <sub>RSHr</sub>	RAS Hold Time (Read Cycle)	20	—	25	—	30	—	ns	
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	5	—	5	—	5	—	ns	
14	t <sub>CH2WX</sub>	t <sub>RCH</sub>	Read Command Hold Time referenced to CAS	0	—	0	—	0	—	ns	5
15	t <sub>RH2WX</sub>	t <sub>RRH</sub>	Read Command Hold Time referenced to RAS	0	—	0	—	0	—	ns	5
16	t <sub>OEL1RH2</sub>	t <sub>ROH</sub>	RAS Hold Time referenced to OE	15	—	15	—	15	—	ns	
17	t <sub>GL1QV</sub>	t <sub>OAC</sub>	Access Time from OE	—	20	—	25	—	30	ns	
18	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from CAS	—	20	—	25	—	30	ns	6, 7
19	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS	—	60	—	70	—	80	ns	6, 8, 9
20	t <sub>AVQV</sub>	t <sub>CAA</sub>	Access Time from Column Address	—	35	—	40	—	45	ns	6, 7, 10
21	t <sub>CL1QX</sub>	t <sub>LZ</sub>	CAS to Output in Low-Z	0	—	0	—	0	—	ns	16
22	t <sub>CH2QZ</sub>	t <sub>HZ</sub>	OE or CAS to High-Z Output	0	15	0	15	0	15	ns	16
23	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time referenced to RAS	40	—	45	—	55	—	ns	
24	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	15	25	15	30	17	35	ns	11
25	t <sub>CL1RH1(W)</sub>	t <sub>RSHw</sub>	RAS or CAS Hold Time in Write Cycle	20	—	25	—	30	—	ns	
26	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to CAS Lead Time	20	—	20	—	20	—	ns	
27	t <sub>WL1CL2</sub>	t <sub>WCS</sub>	Write Command Set-Up Time	0	—	0	—	0	—	ns	12, 13
28	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	10	—	10	—	15	—	ns	
29	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Pulse Width	10	—	10	—	15	—	ns	
30	t <sub>RL1WH1</sub>	t <sub>WCR</sub>	Write Command Hold Time from RAS	40	—	45	—	55	—	ns	
31	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	20	—	20	—	20	—	ns	

**AC Characteristics** (continued)

#	JEDEC Symbol	Symbol	Parameter	60		70		80		Unit	Notes
				Min.	Max.	Min.	Max.	Min.	Max.		
32	t <sub>DVWL2</sub>	t <sub>DS</sub>	Data-In Set-Up Time	0	—	0	—	0	—	ns	14
33	t <sub>WL1DX</sub>	t <sub>DH</sub>	Data-In Hold Time	10	—	10	—	15	—	ns	14
34	t <sub>WL1GL2</sub>	t <sub>WOH</sub>	OE Hold Time	10	—	.0	—	10	—	ns	14
35	t <sub>GH2DX</sub>	t <sub>OED</sub>	OE to Data Delay Time	15	—	15	—	15	—	ns	
36	t <sub>RL2RL2 (RMW)</sub>	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	160	—	170	—	185	—	ns	
37		t <sub>RASP</sub>	RAS Pulse Width (Fast Page Mode Cycle Only)	60	100K	70	100K	80	100K	ns	
38	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	CAS to WE Delay	45	—	50	—	55	—	ns	12
39	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	RAS to WE Delay Time in Read-Modify-Write Cycle	85	—	95	—	105	—	ns	12
41	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Column Address to WE Delay	60	—	65	—	70	—	ns	12
42	t <sub>CL2CL2</sub>	t <sub>PC</sub>	Fast Page Mode Read or Write Cycle Time	45	—	50	—	55	—	ns	
43	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time	10	—	10	—	10	—	ns	
44	t <sub>AVRH1</sub>	t <sub>CAR</sub>	Column Address to RAS Setup Time	35	—	40	—	45	—	ns	
45	t <sub>CH2QV</sub>	t <sub>CAP</sub>	Access Time from Column Precharge	—	40	—	45	—	50	ns	7
46	t <sub>RL1DX</sub>	t <sub>DHR</sub>	Data Hold Time referenced to RAS	40	—	45	—	55	—	ns	
47	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh)	5	—	5	—	5	—	ns	
48	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	RAS to CAS Precharge Time	0	—	0	—	0	—	ns	
49	t <sub>RL1CH1</sub>	t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh)	10	—	10	—	10	—	ns	
50	t <sub>CL2CL2 (RMW)</sub>	t <sub>PCM</sub>	Fast Page Mode Read-Modify-Write Cycle Time	90	—	95	—	100	—	ns	
51	t <sub>WH2CL2</sub>	t <sub>MCS</sub>	Byte-Masked Write Setup Time	0	—	0	—	0	—	ns	
52	t <sub>RH2WL2</sub>	t <sub>MRH</sub>	Byte-Masked Write Hold Time Referenced to RAS	0	—	0	—	0	—	ns	
53	t <sub>CH2WL2</sub>	t <sub>MCH</sub>	Byte-Masked Write Hold Time Referenced to RAS	0	—	0	—	0	—	ns	
		t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	15
		t <sub>REF</sub>	Refresh Interval (256 Cycles)	4	—	—	4	—	4	ms	17
		t <sub>REF</sub>	Refresh Interval (256 Refresh Cycles, t <sub>RC</sub> = 125 μs, V53C664AL Only)	32	—	—	32	—	32	ms	17, 18

**2**

**Notes:**

1.  $I_{DD}$  is dependent on output loading when the device output is selected. Specified  $I_{DD}(\text{max.})$  is measured with the output open.
2.  $I_{DD}$  is dependent upon the number of address transitions. Specified  $I_{DD}(\text{max.})$  is measured with a maximum of two transitions per address cycle in First Page Mode.
3. Specified  $V_{IL}(\text{min.})$  is steady state operation. During transitions,  $V_{IL}(\text{min.})$  may undershoot to  $-1.0\text{ V}$  for periods not to exceed 20 ns. All AC parameters are measured with  $V_{IL}(\text{min.}) \geq V_{SS}$  and  $V_{IH}(\text{max.}) \leq V_{DD}$ .
4.  $t_{RCD}(\text{max.})$  is specified for reference only. Operation within  $t_{RCD}(\text{max.})$  and  $t_{RAD}(\text{max.})$  limits ensure that  $t_{RAC}(\text{max.})$  and  $t_{CAA}(\text{max.})$  can be met. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$ , the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
5. Either  $t_{RRH}$  or  $t_{RCH}$  must be satisfied for a Read Cycle to occur.
6. Measured with a load equivalent to one TTL loads and 50 pF.
7. Access time is determined by the longer of  $t_{CAA}$ ,  $t_{CAC}$ , or  $t_{CAP}$ .
8. Assumes that  $t_{RAD} \leq t_{RAD}(\text{max.})$ . If  $t_{RAD}$  is greater than  $t_{RAD}(\text{max.})$ ,  $t_{RAC}$  will increase by the amount that  $t_{RAD}$  exceeds  $t_{RAD}(\text{max.})$ .
9. Assumes that  $t_{RCD} \leq t_{RCD}(\text{max.})$ . If  $t_{RCD}$  is greater than  $t_{RCD}(\text{max.})$ ,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds  $t_{RCD}(\text{max.})$ .
10. Assumes that  $t_{RAD} \geq t_{RAD}(\text{max.})$ .
11. Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, the access time is controlled by  $t_{CAA}$  and  $t_{CAC}$ .
12.  $t_{WCS}$ ,  $t_{WHC}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
13.  $t_{WCS}(\text{min.})$  must be satisfied in an Early Write Cycle.
14.  $t_{DS}$  and  $t_{DH}$  are referenced to the later occurrence of  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$ .
15.  $t_T$  is measured between  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$ . AC measurements assume  $t_T = 5\text{ ns}$ .
16. Assumes a three-state test load (5pF and a 380 Ohm Thevenin equivalent).
17. An initial 200  $\mu\text{s}$  pause and 8  $\overline{\text{RAS}}$ -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
18. This is battery backup data retention mode under  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh cycles.

$$t_{RC} = 125\ \mu\text{s} \quad (125\ \mu\text{s} \times 256 = 32\text{ms})$$


$$t_{RAS} = t_{RAS}(\text{min}) \text{ to } 1\ \mu\text{s}$$

$$\text{Input voltages : } \overline{\text{RAS}} \text{ and } \overline{\text{CAS}} \quad \begin{array}{l} V_{IH} > V_{DD} - 0.2\text{ V} \\ V_{IL} < 0.2\text{ V} \end{array}$$


$$\overline{\text{WE}} \text{ and } \overline{\text{OE}} \quad V_{IN} > V_{DD} - 0.2\text{ V}$$

All other inputs at stable  $V_{IH}$  or  $V_{IL}$


Read Cycle



Write Cycle (Early Write)




Upper Byte Write Cycle (Early Write)



NOTE:  $D_{OUT}$  = OPEN

1579 06


Lower Byte Write Cycle (Early Write)



NOTE:  $D_{OUT}$  = OPEN

1581 07


Write Cycle ( $\overline{OE}$ -Controlled Write)



1501 08

NOTE: D<sub>OUT</sub> = OPEN


Upper Byte Write Cycle ( $\overline{OE}$ -Controlled Write)



NOTE:  $D_{OUT}$  = OPEN

1501 09


Lower Byte Write Cycle ( $\overline{OE}$ -Controlled Write)



NOTE:  $D_{OUT}$  = OPEN

1501 10


Read-Modify-Write Cycle



1501 11


2

Read-Modify-Upper-Byte-Write Cycle



1501 12

Read-Modify-Lower-Byte-Write Cycle




1501 13






Fast Page Mode Lower Byte Write Cycle



1579 17

NOTE:  $D_{OUT}$  = OPEN

Fast Page Read-Modify-Write Cycle




NOTE: \* = D<sub>OUT</sub>; + = D<sub>IN</sub>

2

1579 18

Fast Page Mode Read-Modify-Upper-Byte-Write Cycle




1579 19

NOTE: \* =  $D_{OUT}$ , + =  $D_{IN}$




**RAS-Only Refresh Cycle**



NOTE:  $\overline{\text{UW}}, \overline{\text{LW}}, \overline{\text{OE}}$  = "H" or "L"

1018 21


**CAS-Before-RAS Refresh Cycle**



NOTE:  $D_{\text{IN}}, \overline{\text{UW}}, \overline{\text{LW}}, \overline{\text{OE}}, A_0-A_7$  = "H" or "L"

1018 22


**Hidden Refresh Cycle (Read)**



NOTE:  $D_{\text{IN}}$  = OPEN


1579 23

Hidden Refresh Cycle (Write)



NOTE: D<sub>OUT</sub> = OPEN


Hidden Refresh Cycle (Upper Byte Write)



NOTE: D<sub>OUT</sub> = OPEN

V53C664A Rev. 1.0 January 1995


**Hidden Refresh Cycle (Lower Byte Write)**



1579 26

**NOTE:**  $D_{\text{OUT}} = \text{OPEN}$

$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Counter Test Read-Modify-Write Cycle



1579 29

2