

8/16-bit Data Bus One-Time PROM Card

Connector Type

Two-piece 68-pin

MF4257-G1EATXX
MF4257-G5EATXX
MF4513-G1EATXX
MF4513-G5EATXX
MF41M1-G1EATXX
MF41M1-G5EATXX
MF42M1-G1EATXX
MF42M1-G5EATXX
MF44M1-G1EATXX
MF44M1-G5EATXX

DESCRIPTION

Mitsubishi's One-Time PROM cards provide large memory capacities on a device approximately the size of a credit card (85.6mm × 54mm × 3.3mm). The cards use a 8/16-bit data bus. Available in 256 KB, 512KB, 1 MB, 2 MB, and 4 MB capacities, Mitsubishi's One-Time PROM cards are available with a 68 pin, two-piece connector.

FEATURES

- Uses TSOP (Thin Small Outline Package) to achieve very high memory density coupled with high reliability, without enlarging card size
- Electrostatic discharge protection to 15kV
- Buffered interface
- 68-pin connector
- 8/16bit controllable data bus width

APPLICATIONS

- Office automation
- Computers
- Telecommunications
- Data Communications
- Industrial
- Consumer

PRODUCT LIST



Type name	Item	Memory capacity	Data bus width (bits)	Access time (ns)	Connector type	Number of pins	Outline drawing
MF4257-G1EATXX		256KB	8/16	250	Two-piece	68	68P-001
MF4257-G5EATXX							
MF4513-G1EATXX		512KB					
MF4513-G5EATXX							
MF41M1-G1EATXX		1 MB					
MF41M1-G5EATXX							
MF42M1-G1EATXX		2 MB					
MF42M1-G5EATXX							
MF44M1-G1EATXX		4 MB					
MF44M1-G5EATXX							

PIN ASSIGNMENT

Two-Piece Type (68-pin)

Pin No.	Symbol	Function	Pin No.	Symbol	Function
1	GND	Ground	35	GND	Ground
2	D 3	Data	36	CD 1	Card detect 1
3	D 4		37	D11	Data I/O
4	D 5		38	D12	
5	D 6		39	D13	
6	D 7		40	D14	
7	CE 1		41	D15	
8	A10	Card enable 1	42	CE 2	
9	OE	Output enable	43	NC	No connection
10	A11	Address input	44	PE	Program enable
11	A 9		45	NC	No connection
12	A 8		46	A17	A17 (NC for ≤ 128KB types)
13	A13		47	A18	A18 (NC for ≤ 256KB types)
14	A14		48	A19	A19 (NC for ≤ 512KB types)
15	PGM	Program control	49	A20	A20 (NC for ≤ 1 MB types)
16	NC	No connection	50	A21	A21 (NC for ≤ 2 MB types)
17	VCC	Power supply voltage	51	VCC	Power supply voltage
18	VPP 1	Power supply voltage	52	VPP 2	Power supply voltage
19	A16	A16 (NC for 64KB type)	53	NC	No connection
20	A15	Address input	54	NC	
21	A12		55	NC	
22	A 7		56	NC	
23	A 6		57	NC	
24	A 5		58	NC	
25	A 4		59	NC	
26	A 3	REG function	60	NC	
27	A 2		61	REG	
28	A 1		62	BVD 2	Battery voltage detect 2
29	A 0	Data I/O	63	BVD 1	Battery voltage detect 1
30	D 0		64	D 8	Data I/O
31	D 1	65	D 9		
32	D 2	66	D10		
33	WP	Write protect	67	CD 2	Card detect 2
34	GND	Ground	68	GND	Ground

ONE-TIME PROM CARDS



ONE-TIME PROM CARDS

FUNCTION TABLE

Mode	REG	CE1	CE2	OE	PGM	PE	A0	Vpp2	Vpp1	I/O (D15~D8)	I/O (D7~D0)	
Standby	X	H	H	X	X	X	X	V _{CC}	V _{CC}	High-impedance	High-impedance	
Read A (16bit) common	H	L	L	L	H	H	X	V _{CC}	V _{CC}	Odd Byte Data out	Even Byte Data out	
Read B (8 bit) common	H	L	H	L	H	H	L	V _{CC}	V _{CC}	High-impedance	Even Byte Data out	
							H				Odd Byte Data out	
Program (8 bit) common	H	L	H	H	L	L	L	V _{CC}	V _{PP}	High-impedance	High-impedance	
							H	V _{PP}	V _{CC}			
Verify (8 bit) common	H	L	H	L	H	H	L	V _{CC}	V _{PP}	High-impedance	Even Byte Data out	
							H	V _{PP}	V _{CC}		Odd Byte Data out	
Latch (8 bit) common	H	L	H	L	H	L	L	V _{CC}	V _{PP}	High-impedance	Even Byte Data in	
							H	V _{PP}	V _{CC}		Odd Byte Data in	
Read C (8 bit) common	H	H	L	L	H	H	X	V _{CC}	V _{CC}	Odd Byte Data out	High-impedance	
Output disable	X	X	X	H	H	H	X	V _{CC}	V _{CC}	High-impedance	High-impedance	
Read A (16bit) attribute	Available only G1 series	L	L	L	L	H	H	X	V _{CC}	V _{CC}	Data out (unknown)	Data out (FFh)
Read B (8 bit) attribute		L	L	H	L	H	H	L	V _{CC}	V _{CC}	High-impedance	Data out (FFh)
		H					H	Data out (unknown)				
Read C (8 bit) attribute	L	H	L	L	H	H	X	V _{CC}	V _{CC}	Data out (unknown)	High-impedance	

Note 1 : H=V_{IH}, L=V_{IL}, X=V_{IH} or V_{IL}.
REG is available only in "G1" series.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3~6.25	V
V _{PP}	Supply voltage		-0.3~14.0	V
V _I	Input voltage		-0.3~V _{CC} +0.3 (Max. 6.25V)	V
V _O	Output voltage		0~V _{CC}	V
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-30~80	°C

READ OPERATION

RECOMMENDED OPERATING CONDITIONS (T_a = 0~55°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{CC}	V _{CC} supply voltage	4.75	5.0	5.25	V
V _{PP}	V _{PP} supply voltage		V _{CC}		V
V _{IH}	High input voltage	2.4		V _{CC}	V
V _{IL}	Low input voltage	0		0.8	V

ONE-TIME PROM CARDS

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 55°C, V_{CC} = V_{PP} = 4.75 ~ 5.25V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit		
			Min.	Typ.	Max.			
V _{OH}	High output voltage	I _{OH} = -1.0mA (except BVD 1, BVD 2)	2.4			V		
V _{OL}	Low output voltage	I _{OL} = 2 mA			0.4	V		
I _{IH}	High input current	V _I = V _{CC} V			10	μA		
I _{IL}	Low input current	V _I = 0 V	CE 1 CE 2 REG OE PE PGM					
			Other inputs				-70	μA
I _{OZH}	High output current in off state	CE 1 = CE 2 = V _{IH} or OE = V _{IH} , V _O = V _{CC} V			10	μA		
I _{OZL}	Low output current in off state	CE 1 = CE 2 = V _{IH} or OE = V _{IH} , V _O = 0 V			-10	μA		
I _{CC1} · 1	Standby V _{CC} supply current 1	CE 1 = CE 2 = V _{IH} , Outputs = open, Other inputs = V _{IH} or V _{IL}	256KB			10	mA	
			512KB					
			1 MB					
			2 MB					
			4 MB					
I _{CC1} · 2	Standby V _{CC} supply current 2	CE 1 = CE 2 ≥ V _{CC} - 0.2V, Outputs = open, Other inputs ≤ 0.2V or ≥ V _{CC} - 0.2V	256KB		0.5		mA	
			512KB					
			1 MB		0.8			
			2 MB		1.2			
			4 MB		2			
I _{CC2} · 1	Active V _{CC} supply current 1	CE = OE = V _{IL} , PGM = PE = V _{IH} , Outputs = open, Other inputs = V _{IH} or V _{IL}	256KB		200		mA	
			512KB					
			1 MB					
			2 MB					
			4 MB					220
I _{CC2} · 2	Active V _{CC} supply current 2	CE = OE ≤ 0.2V, PGM = PE ≥ V _{CC} - 0.2V, Outputs = open, Other inputs ≤ 0.2V or ≥ V _{CC} - 0.2V	256KB		130		mA	
			512KB					
			1 MB					
			2 MB					
			4 MB					150
I _{PP1}	V _{PP} supply current of each V _{PP} pin (V _{PP1} or V _{PP2})		256K		0.1		mA	
			512K					
			1 MB					0.2
			2 MB					0.4
			4 MB					0.8

Note 2 : Direction for current flowing into IC is indicated as positive (no mark).

3 : CE indicates as follows

READ A : CE = CE 1 = CE 2

READ B : CE = CE 1, CE 2 = "H" level

READ C : CE = CE 2, CE 1 = "H" level

ONE-TIME PROM CARDS

SWITCHING CHARACTERISTICS (COMMON MEMORY)

Read Cycle ($T_a = 0 \sim 55^\circ\text{C}$, $V_{CC} = V_{PP} = 4.75 \sim 5.25\text{V}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t_{CR}	Read cycle time	250			ns
$t_{a(A)}$	Address access time			250	ns
$t_{a(CE)}$	Card enable access time			250	ns
$t_{a(OE)}$	Output enable access time			125	ns
$t_{dis(CE)}$	Output disable time (from \overline{CE})			100	ns
$t_{dis(OE)}$	Output disable time (from \overline{OE})			100	ns
$t_{en(CE)}$	Output enable time (from \overline{CE})	5			ns
$t_{en(OE)}$	Output enable time (from \overline{OE})	5			ns
$t_V(A)$	Data valid time after address change	0			ns

Note 4 : V_{CC} must be applied and removed simultaneously with V_{PP} .


SWITCHING CHARACTERISTICS (ATTRIBUTE MEMORY)

Read Cycle ($T_a = 0 \sim 55^\circ\text{C}$, $V_{CC} = V_{PP} = 4.75 \sim 5.25\text{V}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
t_{CRR}	Read cycle time	300			ns
$t_{a(A)R}$	Address access time			300	ns
$t_{a(CE)R}$	Card enable access time			300	ns
$t_{a(OE)R}$	Output enable access time			150	ns
$t_{dis(CE)R}$	Output disable time (from \overline{CE})			100	ns
$t_{dis(OE)R}$	Output disable time (from \overline{OE})			100	ns
$t_{en(CE)R}$	Output enable time (from \overline{CE})	5			ns
$t_{en(OE)R}$	Output enable time (from \overline{OE})	5			ns
$t_V(A)R$	Data valid time after address change	0			ns

Note 5 : V_{CC} must be applied and removed simultaneously with V_{PP} .

TIMING DIAGRAM
Read Cycle (COMMON MEMORY)




\overline{PGM} = "H" level
 \overline{PE} = "H" level
 \overline{REG} = "H" level

Note 6 :  Indicates the don't care input.

TIMING DIAGRAM

Read Cycle (ATTRIBUTE MEMORY)



\overline{PGM} = "H" level
 \overline{PE} = "H" level
 \overline{REG} = "L" level

Note 7 : Test conditions for A. C. characteristics.

Input pulse levels : $V_{IL} = 0.45V$, $V_{IH} = 2.8V$

Input pulse rise, fall time : $t_r = t_f = 10ns$

Reference voltage Input : $V_{IL} = 0.8V$, $V_{IH} = 2.4V$

Output : $V_{OL} = 0.8V$, $V_{OH} = 2.0V$ (t_{en} , t_{dis} are measured when output voltage is $\pm 500mV$ from steady state.)

Output load : $100pF + 1TTL$ gate

: $5pF + 1TTL$ gate (When t_{en} , t_{dis} are measured)

8 : \overline{CE} indicates as follows

READ A : $\overline{CE} = \overline{CE1} = \overline{CE2}$

READ B : $\overline{CE} = \overline{CE1}$, $\overline{CE2} = \text{"H" level}$

READ C : $\overline{CE} = \overline{CE2}$, $\overline{CE1} = \text{"H" level}$

ONE-TIME PROM CARDS

PROGRAM OPERATION

RECOMMENDED OPERATING CONDITIONS (T_a=20~30°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
V _{CC}	V _{CC} supply voltage	5.75	6.0	6.25	V
V _{PP}	V _{PP} supply voltage	12.2	12.5	12.8	V
V _{IH}	High input voltage	3.0		V _{CC}	V
V _{IL}	Low input voltage	0		0.8	V

ELECTRICAL CHARACTERISTICS (T_a=20~30°C, V_{CC}=5.75~6.25V, V_{PP}=12.2~12.8V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min.	Typ.	Max.		
V _{OH}	High output voltage	I _{OH} = -1.0mA (except BVD 1, BVD 2)	2.4			V	
V _{OL}	Low output voltage	I _{OL} = 2 mA			0.4	V	
I _{IH}	High input current	V _I = V _{CC} V			20	μA	
I _{IL}	Low input current	V _I = 0 V			-80	μA	
		CE 1 CE 2 REG OE PE PGM Other inputs			-20		
I _{CC 3 · 1}	Active V _{CC} supply current 1	Outputs=open (During Data out), Inputs = V _{IH} or V _{IL}	256KB			250	mA
			512KB				
			1 MB				
			2 MB				
I _{CC 3 · 2}	Active V _{CC} supply current 2	Outputs=open (During Data out) Inputs ≤ 0.2V or ≥ V _{CC} -0.2	4 MB			650	mA
			256KB				
			512KB				
			1 MB				
I _{PP 2 · 2}	V _{PP} supply current of each V _{PP} pin (V _{PP 1} or V _{PP 2})	PGM = V _{IL}	2 MB			120	mA
			4 MB				
			256KB				
			512KB				
			4 MB			130	

Note 9 : Direction for current flowing into IC is indicated as positive (no mark).


ONE-TIME PROM CARDS

SWITCHING CHARACTERISTICS ($T_a=20\sim30^\circ\text{C}$, $V_{CC}=5.75\sim6.25\text{V}$, $V_{PP}=12.2\sim12.8\text{V}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tAS	Address setup time	2			μs
tOES	$\overline{\text{OE}}$ setup time	2			μs
tDS	Data setup time	2			μs
tAH	Address hold time	0			μs
tAHL		2			μs
tDH	Data hold time	2			μs
tDFP	Output disable time (from $\overline{\text{OE}}$)	0		190	ns
tVCS	VCC setup time	2			μs
tVPS	VPP setup time	2			μs
tPW	PGM initial program pulse width	0.19	0.20	0.21	ms
tOPW	PGM over program pulse width	0.19		5.25	ms
tPES	$\overline{\text{PE}}$ setup time	2			μs
tOE	Data valid from $\overline{\text{OE}}$	0		210	ns
tLW	Data latch time	1			μs
tPGMS	PGM setup time	2			μs
tPEH	$\overline{\text{PE}}$ hold time	2			μs
tOEH	$\overline{\text{OE}}$ hold time	2			μs

Note 10 : V_{CC} must be applied and removed simultaneously with V_{PP} .

PROGRAM TIMING DIAGRAM (4 M Bytes)




CE2 = "H" level

Note 11 : Test conditions

Input pulse level : $V_{IL} = 0.45V$, $V_{IH} = 3.4V$
 Input pulse rise, fall time : $t_r = t_f = 10ns$
 Reference voltage input : $V_{IL} = 0.8V$, $V_{IH} = 3.0V$ (tDFP is measured when
 output : $V_{OL} = 0.8V$, $V_{OH} = 2.0V$ output voltage is $\pm 500mV$
 from steady state.)

12 : Odd byte is accessed when A0 = "H" level, and even byte is accessed when A0 = "L" level

PROGRAMMING ALGORITHM FLOW CHART



※4.75V ≤ Vcc = Vpp ≤ 5.25V

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
C _I	Input capacitance	V _I = GND, V _I = 25mVrms, f = 1 MHz, T _a = 25°C			45	pF
C _O	Output capacitance	V _I = GND, V _I = 25mVrms, f = 1 MHz, T _a = 25°C			45	pF

Note 13 : These items are not 100% tested.

DEVICE IDENTIFIER MODE

This card does not support a device identifier mode. Do not apply voltages exceeding 6.25V to the A 9 pin.

RECOMMENDED SCREENING CONDITIONS


The following screening test is recommended before using a card for evaluation which you have programmed. If you use cards for another purpose, it is recommended that the manufacturer programs them.

IC MEMORY CARD GUIDELINES VER. 4

(defined by Japan Electronic Industry Development Association Personal Computer Operation Committee)

Specifications of this card are partly different from the IC memory card guidelines ver. 4 defined by Japan Electronic Industry Development Association (JEIDA) Personal Computer Operation Committee. The differences are as follows.

1. Mode of programming operation is original.
2. PĒ : program enable signal (44 pin) is added to this card.



Note 14 : The color of panels might be affected at this high-temperature storage. It is recommended that you attach labels of your own design to the surface of the card after the data verify test.