

3.3V CMOS 16-BIT TO 32-BIT REGISTERED BUS EXCHANGER WITH BYTE MASKS, 3-STATE OUTPUTS, AND BUS-HOLD

IDT74ALVCHG162280

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(0) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
 - > 200V using machine model (C = 200pF, R = 0)
- 0.40mm pitch TVSOP package
- Commercial range of 0°C to +70°C
- $Vcc = 3.3V \pm 0.3V$, Normal Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Low switching noise

APPLICATIONS:

- SDRAM Modules
- · PC Motherboards
- Workstations

DESCRIPTION:

This 16-bit to 32-bit registered bus exchanger is manufactured using advanced dual metal CMOS technology. The ALVCHG162280 is intended for use in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (\overline{SEL}) input selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable (\overline{OE}) and the direction-control (DIR) inputs. The DIR control pin is registered to synchronize the bus direction changes with the clock.


Two mask bits are provided for both data bytes. The data (D) outputs are controlled by $\overline{\text{OE}}$.

A port outputs have equivalent 50Ω series resistors. B port outputs have equivalent 20Ω series resistors.

The switching characteristics in this spec, are based on 25pF (A Port) and 80pF (B and D Ports) loads, but production test is accomplished with the standard 50pF load.

The ALVCHG162280 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


FUNCTIONAL BLOCK DIAGRAM (A and B ports)




COMMERCIAL TEMPERATURE RANGE

JULY 2000

FUNCTIONAL BLOCK DIAGRAM (C and D Ports)



PIN CONFIGURATION



TVSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to + 4.6	V
VTERM(3)	Terminal Voltage with Respect to GND	- 0.5 to Vcc + 0.5	V
Tstg	Storage Temperature	- 65 to + 150	°C
lout	DC Output Current	- 50 to + 50	mA
lık	Continuous Clamp Current, VI < 0 or VI > VCC	± 50	mA
Іок	Continuous Clamp Current, Vo < 0	- 50	mA
Icc Iss	Continuous Current through each Vcc or GND	±100	mA
-			NFW16link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V or VCC	4	_	pF
	Control Input				
CIN	Input Capacitance	VIN = 0V or Vcc	8.5	_	pF
	(C port)				
Соит	Output Capacitance	Vout = 0V or GND	7	_	pF
	(D port)				
CI/O	I/O Port Capacitance	Vout = 0V or GND	8.5	_	pF
	(A or B port)				

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

Pin Names	Description
ŌĒ	3-State Output Enable Input (Active LOW)
CLK	Register Input Clock
SEL	Select Input
Сх	Data Inputs ⁽¹⁾
Ax	Data Inputs ⁽¹⁾ and 3-State Outputs
хDх	3-State Outputs
хВх	Data Inputs ⁽¹⁾ and 3-State Outputs
DIR	Direction Control Input

NOTE:

 These pins have "Bus-Hold." All other pins are standard inputs, outputs, or I/Os.

FUNCTION TABLES(1)

A-TO-B STORAGE $(\overline{OE} = L, DIR = H)$

Inputs SEL CLK 1Bx 2Bx Ax 1B₀⁽²⁾ 2B₀⁽²⁾ Χ Χ \uparrow L(3) L L L \uparrow $H^{(3)}$ Н

C-TO-D STORAGE $(\overline{OE} = L)$

Inputs			Outp	outs
SEL	CLK	Сх	1Dx	2Dx
Н	Х	Х	1D ₀ ⁽²⁾	2D ₀ ⁽²⁾
L	↑	L	L(3)	L
L	↑	Н	H ⁽³⁾	Н

B-TO-A STORAGE ($\overline{OE} = L$, DIR = L)

	Inputs				
SEL	CLK	1Вх	2 B x	Ax	
Н	↑	Χ	L	L ⁽⁴⁾	
Н	↑	Х	Н	H ⁽⁴⁾	
L	↑	L	Х	L	
L	↑	Н	Х	Н	

OUTPUT ENABLE

Inputs					Outputs	
CLK	ŌĒ	SEL	DIR	Ax	1Bx, 2Bx	1Dx, 2Dx
↑	Н	Χ	Х	Z	Z	Z
↑	L	L	Н	Z	Active	Active
↑	L	L	L	Active	Z	Active
Х	L	Н	Х	A ₀ ⁽²⁾	1B ₀ , 2B ₀ ⁽²⁾	Active

NOTES:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - ↑ = LOW-to-HIGH Transition
 - Z = High-Impedance
- 2. Output level before indicated steady-state input conditions were established.
- 3. Two CLK edges are needed to propagate the data.
- 4. Two CLK edges are needed to propagate the data. The data is loaded in the first register when SEL is LOW and propagates to the second register when SEL is HIGH.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE (1)

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = 0°C to +70°C

Symbol	Parameter	Test Co	onditions	Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 3V to 3.6V		2	_	_	V
VIL	Input LOW Voltage Level	Vcc = 3V to 3.6V		_	_	0.8	V
Іін	Input HIGH Current ⁽²⁾	Vcc = 3.6V	VI = VCC	_	_	± 5	μA
lıL	Input LOW Current ⁽²⁾	Vcc = 3.6V	VI = GND	_	_	± 5	
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	± 10	μA
lozl	(excludes bus-hold pins)		Vo = GND	_	_	± 10	μA
VH	Input Hysteresis	Vcc = 3.3V	•	_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		_	0.1	40	μΑ
Δlcc	Quiescent Power Supply Current Variation	One input at Vcc – 0.6V, other inputs at Vcc or GND	VCC = 3-3.6V	_	_	750	μΑ

NOTES:

- 1. Typical values are at Vcc = 3.3V, +25°C ambient.
- 2. For control I/P's only excludes bus-hold current.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3.0V	VI = 2.0V	- 75	_	_	μΑ
IBHL			VI = 0.8V	75	_	_	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	_	_	± 500	μΑ
Івньо							

NOTES:

- 1. Pins with Bus-hold are identified in the pin description.
- 2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
	(A port to B port) or (C port to D port)	Vcc = 3.0V	IOH = -8mA	2	_	
	(B port to A port)		IOH = -6mA	2	_	
Vol	Output LOW Voltage	Vcc = 3.0V to 3.6V	IoL = 0.1mA	_	0.2	V
	(A port to B port) or (C port to D port)	Vcc = 3.0V	IoL = 8mA	_	0.8	
	(B port to A port)		IOL = 6mA	_	0.8	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = 0°C to + 70°C.

OPERATING CHARACTERISTICS, TA = 25°C

			$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Unit
CPD	Power Dissipation Capacitance Outputs enabled CL = 0pF, f = 10Mhz		80	pF
CPD	Power Dissipation Capacitance Outputs disabled		60	pF

SWITCHING CHARACTERISTICS, CL = 25pF (A port), 80pF (B and D ports) (1)

		Vcc = 3.3	V ± 0.3V	
Symbol	Parameter	Min.	Max.	Unit
t PLH	Propagation Delay,	1.5	5	ns
tphl	CLK to Ax			
tplh	Propagation Delay,	1.5	7.4	ns
tphl	CLK to xBx			
tplh	Propagation Delay	1.5	7.2	ns
tPHL	CLK to xDx	4.5		
tPZH	Output Enable Time CLK to Ax	1.5	6.2	ns
tpzl tpzh	Output Enable Time	1.5	9.4	ns
tPZL	CLK to xBx	1.5	7.4	113
tpzh	Output Enable Time	1.5	6	ns
tpzl	OE to Ax	1.0	Ŭ	113
tpzh	Output Enable Time	1.5	9.5	ns
tpzl	ŌĒ to xBx			
tpzh	Output Enable Time	1.5	7.9	ns
tpzl	OE to xDx			
tphz	Output Disable Time	1.5	6.4	ns
tplz	CLK to Ax			
tphz	Output Disable Time	1.5	7.8	ns
tplz	CLK to xBx		_	
tpHZ	Output Disable Time	1.5	5	ns
tPLZ	OE to Ax	1.5	7 /	
tphz tplz	Output Disable Time OE to xBx	1.5	7.6	ns
tphz	Output Disable Time	1.5	6.7	ns
tPLZ	OE to xDx	1.5	0.7	113
tsu	Setup Time, HIGH or LOW, Ax data before CLK↑	1.4	_	ns
tsu	Setup Time, HIGH or LOW, xBx data before CLK↑	2	_	ns
tsu	Setup Time, HIGH or LOW, Cx data before CLK↑	1.3	_	ns
	Setup Time, HIGH or LOW, DIR before CLK↑			
tsu	Setup Time, HIGH of LOW, SEL before CLK1	2	_	ns
tsu		2	_	ns
tн	Hold Time, HIGH or LOW, Ax data after CLK↑	0.3	_	ns
tн	Hold Time, HIGH or LOW, xBx data after CLK↑	0.3	_	ns
tH	Hold Time, HIGH or LOW, Cx data after CLK↑	0.3	_	ns
tн	Hold Time, HIGH or LOW, DIR after CLK↑	0.3	_	ns
tн	Hold Time, HIGH or LOW, SEL after CLK↑	0.3	_	ns
tw	Pulse Duration, CLK HIGH or LOW	2.3	_	ns
fclock		_	160	MHz

NOTE


1. See test circuits and waveforms. TA = 0°C to + 70.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Unit
VLOAD	6	V
VIH	2.7	V
VT	1.5	V
VLZ	300	mV
VHZ	300	mV
CL	25pF (A Port), 80pF (B and D Ports)	pF

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

ALVC Link

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.


NOTE:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns


SWITCH POSITION

Test	Switch
Disable Low	Vload
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

 Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674

fax: 408-492-8674 www.idt.com*