C T O R

C T O R

NOT RECOMMENDED FOR NEW DESIGNS

See HIP4082

# **PRELIMINARY**

February 1998

80V, 0.50A Four Phase Driver

#### Features

- Independently Drives 8 N-Channel MOSFETs in Either Four Phase Bridge Configuration or Dual H-Bridge Configuration
- 1.25A Peak Turn-Off Current
- Bootstrap Supply Max Voltage to 95VDC
- Bias Supply Operation from 7V to 15V
- User-Programmable Dead Time (0.25μs to 4.5μs)
- Charge-Pump and Bootstrap Maintain Upper Bias Supplies
- Drives 1000pF Load with Typical Rise Time of 20ns and Fall Time of 10ns
- EN (Disable) Overrides Input Control
- Input Logic Thresholds Compatible with 3V to 15V Logic Levels
- · Dead Time Disable Capability
- · Programmable Undervoltage Set Point

## Applications

- · Brushless Motors
- AC Motor Drives
- Stepper Motors
- · Switched Reluctance Motor Drives

#### Description

The HIP4084 is a Four Phase Bridge N-Channel MOSFET driver IC.

Specifically targeted for PWM and stepper motor control applications, the HIP4084 makes bridge based designs simple and flexible. With operation up to 80V and undervoltage detection, the device is best suited to applications of moderate power levels.


Like the HIP4081, the HIP4084 has a flexible input protocol for driving every possible switch combination. Like the HIP4082, the HIP4084 provides a typical drive currents of 0.5A and a programmable dead time from 0.25 $\mu$ s to 4.5 $\mu$ s. Like the HIP4086, the HIP4084 allows override of shoot-through protection for switched reluctance applications. The HIP4084 is suitable for applications requiring DC to 100kHz. Unlike other HIP4080 family products, the HIP4084 provides, from a single pin, a programmable undervoltage set point and an enable/disable function.

## Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>O</sup> C)	PACKAGE	PKG. NO.
HIP4084AB	-40 to 105	28 Ld SOIC	M28.3
HIP4084AP	-40 to 105	28 Ld PDIP	E28.6


For additional information contact Ivars Lauzums at (407) 729-5531.

#### Pinout



HIP4084

# Application Block Diagram



# HIP4084

#### TRUTH TABLE

INPUT				ОИТРИТ			
ALI, BLI, CLI, DLI	<b>А</b> НІ, ВНІ, СНІ, DНІ	UVLO/EN	R <sub>DEL</sub>	ALO, BLO, CLO, DLO	AHO, BHO, CHO, DHO		
Х	Х	0	Х	0	0		
1	Х	1	>100mV	1	0		
0	0	1	X	0	1		
0	1	1	X	0	0		
1	0	1	<100mV	1	1		

NOTE: X signifies that input can be either a "1" or "0".

# Pin Descriptions

PIN NUMBER	SYMBOL	DESCRIPTION
2 27 17 14	AHB BHB CHB DHB (xHB)	High-side Bootstrap supplies. One external bootstrap diode and one capacitor are required for each. Connect cathode of bootstrap diode and positive side of bootstrap capacitor to each xHB pin.
3 5 10 12	AHI BHI CHI DHI (xHI)	High-Side Logic Level Inputs. Logic at these three pins controls the three high-side output drivers, AHO (Pin 1), BHO (Pin 26) and CHO (Pin 18) and DHO (Pin 15). When $\overline{xHI}$ is low, $\overline{xHO}$ is high. When $\overline{xHI}$ is high, $\overline{xHO}$ is low. Unless the dead time is disabled by connecting $R_{DEL}$ (Pin 8) to ground, the low side input of each phase will override the corresponding high side input on that phase. If $R_{DEL}$ is tied to ground, dead time is disabled and the outputs follow the inputs. Care must be taken to avoid shoot-through in this application. $\overline{EN}$ (Pin 9) also overrides the high side inputs. $\overline{xHI}$ can be driven by signal levels of 0V to 15V (no greater than $V_{DD}$ ). An internal 100µA pull-up to $V_{DD}$ will hold each $\overline{xHI}$ high if the pins are not driven.
4 6 11 13	ALI BLI CLI DLI (xLI)	Low-Side Logic Level Inputs. Logic at these three pins controls the three low-side output drivers ALO (Pin 24), BLO (Pin 23) and CLO (Pin 21) and DLO (Pin 20). If the upper inputs are grounded then the lower inputs controls both xLO and xHO drivers, with the dead time set by the resistor at R <sub>DEL</sub> (Pin 8). EN (Pin 9) high level input overrides xLI, forcing all outputs low. xLI can be driven by signal levels of 0V to 15V (no greater than V <sub>DD</sub> ). An internal 100µA pull-up to V <sub>DD</sub> will hold xLI high if these pins are not driven.
7	$V_{SS}$	Ground. Connect the sources of the low-side power MOSFETs to this pin.
8	R <sub>DEL</sub>	Dead Time Setting. Connect resistor from this pin to V <sub>DD</sub> to set timing current that defines the dead time between drivers. All drivers turn-off with no adjustable delay, so the R <sub>DEL</sub> resistor guarantees no shoot-through by delaying the turn-on of all drivers. When R <sub>DEL</sub> is tied to V <sub>SS</sub> , both upper and lowers can be commanded on simultaneously. While not necessary in most applications, a decoupling capacitor of 0.1µF or smaller may be connected between R <sub>DEL</sub> and V <sub>SS</sub> .
9	RUV/EN	A resistor can be connected between this pin and $V_{SS}$ to program the under voltage set point. With this pin not connected the undervoltage setpoint is typically 6.6V. When this pin is tied to $V_{DD}$ , the undervoltage setpoint is typically 6.2V. With this pin tied to $V_{SS}$ , all six outputs are taken low, overriding all other inputs.
1 26 18 15	AHO BHO CHO DHO (xHO)	High-Side Outputs. Connect the gates of the high-side power MOSFETs to these pins.
28 25 19 16	AHS BHS CHS DHS (xHS)	High-Side Source connection. Connect the sources of the high-side power MOSFETs to these pins. The negative side of the bootstrap capacitors should also be connected to these pins.
22	$V_{DD}$	Positive supply. De-couple this pin to V <sub>SS</sub> (Pin 7).
24 23 21 20	ALO BLO CLO DLO (xLO)	Low-Side Outputs. Connect the gates of the low-side power MOSFETs to these pins.

NOTE: x = A, B, C and D

#### HIP4084

#### Absolute Maximum Ratings TA = 25°C Thermal Information Supply Voltage, V<sub>DD</sub>. . . . . . . . . . . -0.3V to 16V Thermal Resistance (Typical, Note 1) $\theta_{JA}$ (°C/W) Logic I/O Voltages . . . . . . . . . -0.3V to V<sub>DD</sub> +0.3V 75°C Voltage on xHS.....-6V (Transient) to +85V (-40°C to 150°C) Maximum Storage Temperature Range .....-65°C to 150°C (SOIC - Lead Tips Only) **Operating Conditions** Operating Ambient Temperature Range . . . . . . . -40°C to 105°C Supply Voltage, V<sub>DD</sub> .....+7.0V to +15V Operating Junction Temperature Range .....-40°C to 105°C Voltage on V<sub>xHS</sub>......0V to 80V Voltage on xHB......V<sub>xHS</sub> + V<sub>DD</sub>

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.
- 2. All voltages are relative to VSS unless otherwise specified.
- 3. x = A, B, C, and D. For example, xHS refers to AHS, BHS, CHS, and DHS.

Electrical Specifications  $V_{DD} = V_{xHB} = 12V$ ,  $V_{SS} = V_{xHS} = 0V$ ,  $R_{DEL} = 20K$ ,  $UVLO/EN = \infty$ , Gate Capacitance  $(C_{GATE}) = 1000pF$ 

		T <sub>J</sub> = 25 <sup>o</sup> C			T <sub>J</sub> = -40 <sup>o</sup> C TO 150 <sup>o</sup> C		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	МАХ	UNITS
SUPPLY CURRENTS AND UNDER VOL							
V <sub>DD</sub> Quiescent Current	$\overline{xHI} = 5V$ , $xLI = 5V$	3	4	5	2	6	mA
V <sub>DD</sub> Operating Current	f = 20kHz, 50% Duty Cycle	8	9.5	12	7	13	mA
xHB On Quiescent Current	xHI = 0V	-	40	80	-	100	μΑ
xHB Off Quiescent Current	$\overline{xHI} = V_{DD}$	0.6	0.8	1.3	0.5	1.4	mA
xHB Operating Current	f = 20kHz, 50% Duty Cycle	0.7	0.9	1.3		2.0	mA
Q <sub>PUMP</sub> Output Voltage	No Load	11.5	12.5	14	10.5	14.5	٧
Q <sub>PUMP</sub> Output Current	V <sub>xHB</sub> = 10V	-	100	130	-	140	μΑ
xHB, xHS Leakage Current	V <sub>xHS</sub> = 80V, V <sub>xHB</sub> = 93V	7	24	45	-	50	μΑ
V <sub>DD</sub> Rising Undervoltage Threshold	R <sub>UV</sub> Open	6.2	7.1	8.0	6.1	8.1	٧
V <sub>DD</sub> Falling Undervoltage Threshold	R <sub>UV</sub> Open	5.75	6.6	7.5	5.6	7.6	٧
Minimum Undervoltage Threshold	$R_{UV} = V_{DD}$	5	6.2	6.8	4.9	6.9	٧
INPUT PINS: ALI, BLI, CLI, DLI, AHI, BF	II, CHI, DHI, AND EN						
Low Level Input Voltage		-	-	1.0	-	0.8	٧
High Level Input Voltage		2.5	-	-	2.7	-	٧
Input Voltage Hysteresis		-	35	-	-	-	mV
Low Level Input Current	V <sub>IN</sub> = 0V	60	100	135	55	140	μΑ
High Level Input Current	V <sub>IN</sub> = 5V	-1	-	1	-10	10	μΑ
GATE DRIVER OUTPUT PINS: ALO, BLO, CLO, DLO, AHO, BHO, CHO, AND DHO							
Low Level Output Voltage (V <sub>OUT</sub> -V <sub>SS</sub> )	I <sub>SINKING</sub> = 30mA	-	100	-	-	200	mV
Peak Pulse Pullup Current	V <sub>OUT</sub> 0V to 5V	0.3	0.5	0.7	-	1.0	Α

### HIP4084

 $\textbf{Electrical Specifications} \qquad V_{DD} = V_{xHB} = 12V, \ V_{SS} = V_{xHS} = 0V, \ R_{DEL} = 20K, \ UVLO/EN = \infty, \ \text{Gate Capacitance (C}_{GATE}) = 1000 pF$ 

			T <sub>J</sub> = 25 <sup>0</sup> C	:	T <sub>J</sub> = -41	O°C TO	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNITS
Peak Pulse Pulldown Current	V <sub>OUT</sub> 12V to 4V	0.7	1.1	1.5	0.5	1.7	Α

**Switching Specifications**  $V_{DD} = V_{xHB} = 12V$ ,  $V_{SS} = V_{xHS} = 0V$ ,  $R_{DEL} = 10K$ , Gate Capacitance ( $C_{GATE}$ ) = 1000pF

		T <sub>J</sub> = 25 <sup>0</sup> C		T <sub>J</sub> = -40 <sup>o</sup> C TO 150 <sup>o</sup> C			
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	MAX	UNITS
TURN ON DELAY AND PROPAGATION DELAY							
Dead Time	R <sub>DEL</sub> = 100K	3.8	4.5	6	3	7	μs
	R <sub>DEL</sub> = 10K	0.38	0.5	0.65	0.3	0.7	μs
Dead Time Channel Matching	R <sub>DEL</sub> = 10K	-	7	15	-	20	%
Lower Turn-Off Propagation Delay (xLI-xLO)	No Load	-	25	50	-	70	ns
Upper Turn-Off Propagation Delay (xHI-xHO)	No Load	-	55	80	-	100	ns
Lower Turn-On Propagation Delay (xLI-xLO)	No Load	-	40	85	-	100	ns
Upper Turn-On Propagation Delay (xHI-xHO)	No Load	-	75	110	-	150	ns
Rise Time	C <sub>GATE</sub> = 1000pF	-	20	40	-	50	ns
Fall Time	C <sub>GATE</sub> = 1000pF	-	10	20	-	25	ns
Turn-On Input Pulse Width		50	-	-	50	-	ns
Turn-Off Input Pulse Width		50	-	-	50	-	ns
Disable (EN) Turn-Off Propagation Delay (EN - xLO)		-	50	80		90	ns
Disable (EN) Turn-Off Propagation Delay (EN - xHO)		-	75	100	-	125	ns
Enable to Lower Turn-On Propagation Delay (EN - xLO)		-	50	80	-	100	ns
Enable to Upper Turn-On Propagation Delay (EN- xHO)	R <sub>DEL</sub> = 10K	-	1.2	2	-	3	μs
Refresh Pulse Width (xLO)		375	580	900	350	950	μs