

28V, 6.5A, Low IQ, High-Current, Synchronous, Buck Converter with 2-Bit VID

DESCRIPTION

The NB692 is a fully integrated, high-frequency, synchronous, rectified, step-down, switch-mode converter with 2-bit VID especially designed for Intel CFL/CNL/ICL applications (VCCIO, PRIMCORE, V1.0A, VCCOPC, EOPIO, and other POLs (1.8V/2.5V/3.3V)). The NB692 offers a very compact solution that achieves 6.5A of continuous output current and 7.5A peak output current over a wide input supply range.

The NB692 operates at high efficiency over a wide output current load range based on MPS's proprietary switching loss reduction technology and internal low R_{DS(ON)} power MOSFETs.

Adaptive constant-on-time (COT) control mode provides fast transient response and eases loop stabilization. The DC auto-tune loop provides good load and line regulation.

To avoid audible noise, the NB692 uses a lowpower mode to save power loss during lowpower state and ultrasonic mode (USM).

Full protection features include over-current limit (OCL), over-voltage protection (OVP), under-voltage protection (UVP), and thermal shutdown.

The converter requires a minimal number of external components and is available in a QFN-13 (2mmx3mm) package.

FEATURES


- Wide 4.5V to 28V Operating Input Range
- VCCIO / PRIMCORE / VCCOPC / EOPIO / V1.0A / 1.8V / 2.5V / 3.3V Compatible for IMVP8/9
- Output Adjustable by 2-Bit VID
- Low-Power Mode and Fast Exit Timer
- 25µA Low Quiescent Current
- 6.5A Continous Output Current
- 7.5A Peak Output Current
- Selectable Ultrasonic Mode (USM)
- Adaptive COT Control for Fast Transient
- DC Auto-Tune Loop
- Stable with POSCAP and Ceramic Caps
- 1% Reference Voltage
- Internal Soft Start (SS)
- Output Discharge
- OCL, OVP, UVP, and Thermal Shutdown
- Latch-Off Reset via EN or Power Cycle
- Available in QFN-13 (2mmx3mm) Package

APPLICATIONS

- Laptop Computers and Tablet PCs
- Networking Systems
- Servers
- Personal Video Recorders
- Flat-Panel Televisions and Monitors
- Distributed Power Systems

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number*	Package	Top Marking
NB692GD	QFN-13 (2mmx3mm)	See Below

^{*} For Tape & Reel, add suffix –Z (e.g. NB692GD–Z)

TOP MARKING

AYK


YWW

LLL

AYK: Product code of NB692GD

Y: Year code WW: Week code LLL: Lot number

PACKAGE REFERENCE





ABSOLUTE MAXIMUM RATINGS (1)

Supply voltage (V _{IN})	28V
V _{SW} (DC)	
V _{SW} (25ns)	3.6V to 28V
V _{BST}	
I _{EN}	100μΑ
All other pins	0.3V to +4.5V
Continuous power dissipati	on (T _A = +25°C) ⁽²⁾
QFN-13 (2mmx3mm)	1.8W
Junction temperature	150°C
Lead temperature	
Storage temperature	65°C to +150°C
Recommended Operati	ing Conditions ⁽³⁾
Supply voltage (V _{IN})	
Supply voltage (3V3)	

Enable current (I_{EN})50µA Operating junction temp. (T_J)... -40°C to +125°C

NOTES

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = 12V$, 3V3 = 3.3V, $T_J = 25$ °C, LP# = 1, C1 = 1, C0 = 0, MODE = 0, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units
Supply Current			·			
3V3 supply current in normal mode	I _{3V3}	$V_{EN} = 3.3V, V_{LP\#} = 3.3V, V_{OUT} = 1V$		150		μA
3V3 supply current in LP# mode	I _{3V3_LP#}	$V_{EN} = 3.3V, V_{LP\#} = 0$		30		μΑ
3V3 shutdown current	I _{3V3_SDN}	V _{EN} = 0V			1	μA
MOSFET						
High-side switch on resistance	HS _{RDS(ON)}			36		mΩ
Low-side switch on resistance	LS _{RDS(ON)}			13		mΩ
Switch leakage	SW_LKG	$V_{EN} = 0V$, $V_{SW} = 0V$		0	1	μA
Current Limit						
Low-side valley current limit	ILIMIT_LS		7	7.6	8.5	Α
Switching Frequency and Min	imum Off Tin	ner				
Switching frequency (5)	Fs	Default		750		kHz
Constant on timer	Ton	V _{IN} = 5V, V _{OUT} = 1.0V	220	290	350	ns
Minimum on time (5)	T _{ON_Min}			50		ns
Minimum off time (5)	Toff_Min			250		ns
Over-Voltage and Under-Volta	age Protectio	n (OVP, UVP)				
OVP threshold	V _{OVP}	V _{FB}	120%	130%	135%	V_{REF}
UVP-1 threshold	V _{UVP}	V _{FB}	70%	75%	80%	V_{REF}
UVP-1 hold off timer (5)	Toc	Vout = 60% Vref		64		μs
UVP-2 threshold	V _{UVP}	V _{FB}	45%	50%	55%	V_{REF}
Reference and Soft Start (SS)						
		LP# = 0 (5)		0		mV
		LP# = 1, C1 = 0, C0 = 0		850		mV
	V _{REF} ,	LP# = 1, C1 = 0, C0 = 1		875		mV
	MODE=0	LP# = 1, C1 = 1, C0 = 0	940	950	960	mV
		LP# = 1, C1 = 1, C0 = 1		975		mV
		LP# = 0		750		mV
		LP# = 1, C1 = 0, C0 = 0		900		mV
Internal reference voltage	V _{REF} ,	LP# = 1, C1 = 0, C0 = 1		950		mV
	MODE=Float	LP# = 1, C1 = 1, C0 = 0		1000		mV
		LP# = 1, C1 = 1, C0 = 1		1050		mV
		LP# = 0 (5)		0		mV
		LP# = 1, C1 = 0, C0 = 0		800		mV
	VREF,	LP# = 1, C1 = 0, C0 = 1		950		mV
	MODE=100k	LP# = 1, C1 = 1, C0 = 0	990	1000	1010	mV
		LP# = 1, C1 = 1, C0 = 1		1050		mV



ELECTRICAL CHARACTERISTICS (continued) $V_{IN} = 12V$, 3V3 = 3.3V, $T_J = 25^{\circ}C$, LP# = 1, C1 = 1, C0 = 0, MODE = 0, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Units	
		LP# = 0, C1 = 0, C0 = 0		1590		mV	
		LP# = 0, C1 = 0, C0 = 1		1990		mV	
		LP# = 0, C1 = 1, C0 = 0		2380		mV	
Latana al matana ana antana	V _{REF} ,	LP# = 0, C1 = 1, C0 = 1		3300		mV	
Internal reference voltage	MODE=150k	LP# = 1, C1 = 0, C0 = 0		1200		mV	
		LP# = 1, C1 = 0, C0 = 1		1500		mV	
		LP# = 1, C1 = 1, C0 = 0		1800		mV	
		LP# = 1, C1 = 1, C0 = 1		2500		mV	
Soft-start time	Tss	EN to PG up	0.9	1.3	1.5	ms	
		MODE = float	5		10	mV/µs	
VID change slew rate	SR_{VID}	MODE = 100k	25		35	mV/µs	
		MODE = 0	10		20	mV/µs	
VID change timer (EOPIO) (5)	T _{VID_EOPIO}	MODE = 100k			10	μs	
LP# exit timer (5)	T	MODE = float			30	μs	
LP# exit timer (%)	$T_{LP\#_exit}$	MODE = 0 or 100k			240	μs	
MODE							
MODE source current	I _{MODE}		9	10	11.6	μΑ	
Enable and Under-Voltage Lo	ockout (EN, U\	/LO)					
EN UVLO rising threshold	V _{EN_H_UVLO}		1.1	1.2	1.3	V	
EN hysteresis	V _{EN_HYS}			100		mV	
EN high limit @ USM	V _{EN_H_USM}				1.7	V	
EN low limit @ normal (5)	V _{EN_L_Normal}		2.3			V	
Enoble input ourrent	I	V _{EN} = 3.3V		5			
Enable input current	len	V _{EN} = 0V		0		μA	
VCC UVLO threshold rising	VCC_{Vth}		2.9	3.0	3.1	V	
VCC UVLO threshold hysteresis	VCC _{HYS}			200		mV	
VIN UVLO threshold rising	VIN _{VTH}			4.2	4.3	V	
VIN UVLO threshold hysteresis	VIN _{HYS}			300		mV	
LP#, C1, and C0 Logic							
Rising threshold	V _{LH}		0.39	0.6	0.79	V	
Hysteresis	V _{LHYS}			100		mV	
Input current	I _{LIN}	V _{LP#,C1,C0} = 3.3V			1	μA	



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, 3V3 = 3.3V, $T_J = 25$ °C, LP# = 1, C1 = 1, C0 = 0, MODE = 0, unless otherwise noted.

Parameters	Symbol	I Condition		Тур	Max	Units
Power Good (PG)						
PG when V _{OUT} rising (good)	PG_Rising(Good)	V _{FB} rising, percentage of V _{REF}		95		
PG when Vou⊤ falling (fault)	PG_Falling(Fault)	V _{FB} falling, percentage of V _{REF}		90		%
PG when Vout rising (fault)	PG_Rising(Fault)	V _{FB} rising, percentage of V _{REF}		115		70
PG when V _{OUT} falling (good)	PG_Falling(Good)	V _{FB} falling, percentage of V _{REF}		105		
Power good low-to-high delay	PG_{Td}			5	10	μs
EN low to power good low delay	PG _{Td_EN low}				1	μs
PG sink current capability	V_{PG}	Sink 4mA			0.4	V
Thermal Protection						
Thermal shutdown (5)	T _{SD}			145		°C
Thermal shutdown hysteresis (5)	T _{SD_HYS}			25		°C


NOTE:

⁵⁾ Guaranteed by design.



TYPICAL PERFORMANCE CHARACTERISTICS


 V_{IN} = 12V, V_{OUT} = 1V, L = 1.0 μ H/10m Ω , R_{MODE} = 100k Ω , LP# = C1 = 1, C0 = 0, R_{BST} = 0, T_J = +25°C, C_{OUT} = 22 μ F*3 unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 1V, L = 1.0 μ H/10m Ω , R_{MODE} = 100k Ω , LP# = C1 = 1, C0 = 0, R_{BST} = 0, T_J = +25°C, C_{OUT} = 22 μ F*3 unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} = 12V, V_{OUT} = 1V, L = 1.0 μ H/10m Ω , R_{MODE} = 100k Ω , LP# = C1 = 1, C0 = 0, R_{BST} = 0, T_{J} = +25°C, C_{OUT} = 22 μ F*3 unless otherwise noted.







PIN FUNCTIONS

PIN#	Name	Description				
1	VIN	Supply voltage input. The NB692 operates from a +4.5V to +24V input rail. An input capacitor is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection with at least two layers for the input trace.				
2	PGND	Power ground. Use wide PCB traces and multiple vias to make the connection.				
3	C1	2-bit VID control input. Set C1 and C0 with MODE to get different voltage references for				
4	C0	different rails. C1 and C0 are pulled high internally.				
5	EN	Enable. Drive EN high to turn on the buck regulator. Drive EN low to turn off the buck regulator. There is an internal $800k\Omega$ pull-down resistor on EN. EN determines ultrasonic mode (USM). If EN is within 1.3 - 1.7V, the NB692 is in USM. If EN > 2.3V, the NB692 is in normal mode. For normal operation, it is recommended that EN rises within <1ms.				
6	LP#	Low-power mode control signal. Pull LP# high in normal operation. Pull LP# low to enter low-power mode. Usually, LP# is controlled by the SLP#S0 of the system. LP# is pulled high internally.				
7	MODE	Selection for IMVP8 applications. Applications include VCCIO, PRIMCORE, VCCOPC, EOPIO, V1.0A, and other POLs (1.8V/2.5V/3.3V) with external 1% resistors.				
8	SW	Switch output. Connect SW to the inductor and bootstrap capacitor. SW is connected to VIN when the HS-FET is on. SW is connected to PGND when the LS-FET is on. Use wide and short PCB traces to make the connection. SW is noisy, so keep sensitive traces away from SW.				
9	BST	Bootstrap. Connect a >100nF capacitor between SW and BST to form a floating supply across the high-side switch driver.				
10	3V3	External 3V3 VCC input for control and driver. Place a 1µF decoupling capacitor close to 3V3 and AGND.				
11	AGND	Signal logic ground. Make a Kelvin connection to PGND near the VCC capacitor. AGND can be applied as a remote sense ground with the proper setting.				
12	VOUT	Output sense input. Connect VOUT to the remote output capacitor with good GND decoupling. Keep the VOUT trace away from SW or other noisy nodes. It is recommended to use a >20mil trace for the VOUT sense.				
13	PG	Power good output. PG is an open-drain signal. PG is high if the output voltage is higher than 95% of the nominal voltage or lower than 105% of the nominal voltage.				



BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

Pulse-Width Modulation (PWM) Operation

The NB692 is a fully integrated, synchronous, rectified, step-down, switch-mode converter especially designed for Intel CFL/CNL/ICL applications (VCCIO, PRIMCORE, VCCOPC, EOPIO, V1.0A, and other **POLs** Constant-on-time (1.8V/2.5V/3.3V)). (COT) control provides fast transient response and eases loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the feedback voltage (VFB) is below the reference voltage (V_{REF}), which indicates an insufficient output voltage. The on period is determined by the input and output voltages to make the switching frequency fairly constant over the input voltage range.

After the on period elapses, the HS-FET is turned off. The HS-FET is turned on again when V_{FB} drops below V_{REF}. By repeating operation this way, the converter regulates the voltage. The integrated low-side output MOSFET (LS-FET) is turned on when the HS-FET is in its off state to minimize the conduction loss. A dead short occurs between the input and GND if both the HS-FET and the LS-FET are turned on at the same time. This is called shoot-through. To avoid shoot-through, a dead time (DT) is generated internally between the HS-FET off and the LS-FET on period or the LS-FET off and the HS-FET on period.

Internal compensation is applied for COT control for stable operation even when ceramic capacitors are used as output capacitors. This internal compensation improves jitter performance without affecting the line or load regulation.

Continuous Conduction Mode (CCM) Operation

Continuous conduction mode (CCM) occurs when the output current is high and the inductor current is always above zero amps (see Figure 2). When V_{FB} is below V_{REF} , the HS-FET is turned on for a fixed interval. When the HS-FET is turned off, the LS-FET is turned on until the next period.

In CCM operation, the switching frequency is fairly constant. This is called pulse-width modulation (PWM) mode.




Figure 2: CCM Operation

Discontinuous Conduction Mode (DCM) Operation

When the load decreases, the inductor current decreases as well. Once the inductor current reaches zero, the part transitions from CCM to discontinuous conduction mode (DCM).

DCM operation is shown in Figure 3. When V_{FB} is below V_{REF}, the HS-FET is turned on for a fixed interval determined by the one-shot on timer. When the HS-FET is turned off, the LS-FET is turned on until the inductor current reaches zero. In DCM operation, V_{FB} does not reach V_{RFF} when the inductor approaches zero. The LS-FET driver switches into tri-state (Hi-Z) when the inductor current reaches zero. A current modulator takes control of the LS-FET and limits the inductor current to less than -1mA. Therefore. the capacitors discharge slowly to GND through the LS-FET. As a result, the efficiency at light-load is improved greatly. The HS-FET is not turned on as frequently during light-load condition as it is during a heavy-load condition. This is called skip mode.

At a light-load or no-load condition, the output drops very slowly, and the NB692 reduces the switching frequency naturally, achieving high efficiency at light load.




Figure 3: DCM Operation

As the output current increases from light-load condition, the current modulator regulation time period becomes shorter. The HS-FET is turned on more frequently, and the switching frequency increases accordingly. The output current reaches the critical level when the current modulator time is zero. The critical level of the output current can be determined with Equation (1):

$$I_{OUT} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times F_{SW} \times V_{IN}}$$
 (1)

The device enters PWM mode once the output current exceeds the critical level. Afterward, the switching frequency remains fairly constant over the output current range.

DC Auto-Tune Loop

The NB692 applies a DC auto-tune loop to balance the DC error between V_{FB} and V_{REF} by adjusting the comparator input REF to make V_{FB} always follow V_{REF} . This loop is quite slow, so it improves the load and line regulation without affecting transient performance. The relationship between V_{FB} , V_{REF} , and REF is shown in Figure 4.




Figure 4: DC Auto-Tune Loop Operation

VCCIO / PRIMCORE / VCCOPC / EOPIO / V1.0A MODE Selection

The NB692 combines mode selection to support different rails in IMVP8 applications, including VCCIO, PRIMCORE, VCCOPC, EOPIO, and V1.0A. These rails have different (normal) VID and different voltages in LPM, VID slew rate, and other features. By selecting a different resistor from MODE to GND, the NB692 can be applied in different rails with proper features. Table 1 shows the resistor settings on MODE to enter different rails.

Table 1: MODE Selection for Different Rails

MODE	VR Rail	Resistor to GND (1% Accuracy)
M1	VCCIO	0
M2	PRIMCORE	Float or >230kΩ
M3	VCCOPC/V1.0A/EOPIO	100kΩ
M4	Others	150kΩ

Low-Power Mode (LPM)

To minimize power loss at light-load, the NB692 enters low-power mode once LP# is low. The NB692 can decay to the LPM target value with the assertion of LP#. When VR enters LPM, it behaves in the following manner:

- PG remains high to all power good logic.
- VR stops switching (except PRIMCORE mode).
- The output decays into the load (discharge circuitry is off) and decays to 0V.

Once LP# changes from 0V to 1V, the NB692 exits LPM by ramping up VOUT (with a proper delay and slew rate) to ensure that the output is ready in 240 μ s, including the delay time (T_{delay}). The operation timing and slew rate of LP# and VOUT is shown in Figure 5.




Figure 5: LPM Voltage Transition and Timing

The LPM target value, slew rate, and PG state for different rails are listed in Table 2.

Table 2: Intel LPM Specification for Each Rail

	PRIMCORE	VCCIO	VCCOPC/ EOPIO	OTHER
LPM target (V)	0.75	0	0	0
LPM enter	Decay	Decay	Decay	Decay
LPM exit timer (µs)	30	240	240	240
PG during LPM	High	High	High	High

Control Bit Definitions (LP# and VID)

The control bit definitions, including LP# and VIDx for different rails, are shown in Table 3. Note that C1, C0, and LP# are not allowed to change on-the-fly when the part is working in an other mode.



Table 3: Control Bit Logic

	LP#	C1	C0	VOUT (V)
	0	Х	Х	0
	1	0	0	0.85
VCCIO	1	0	1	0.875
	1	1	0	0.95
	1	1	1	0.975
	0	Χ	Χ	0.75
VCCPRIM	1	0	0	0.9
CORE	1	0	1	0.95
_COKL	1	1	0	1.0
	1	1	1	1.05
	0	Χ	Χ	0
VCCOPC/	1	0	0	0.8 (MSM)
EOPIO/	1	0	1	0.95
V1.0A	1	1	0	1
	1	1	1	1.05
	0	0	0	1.59
0.11	0	0	1	1.99
Other (Fixed	0	1	0	2.38
design only,	0	1	1	3.3
not allowed	1	0	0	1.2
for changing on-the-fly)	1	0	1	1.5
on the my)	1	1	0	1.8
	1	1	1	2.5

Configuring EN Control

EN is used to enable or disable the entire chip. Pull EN high to turn on the regulator. Pull EN low to turn off the regulator. It is recommended to have EN rise from 0V to over 2.3V in less than 1ms. Note that there is an internal $800k\Omega$ pull-down resistor on EN.

EN works with the LP# signal to control the output (see Table 4).

Table 4: EN/LP# Control

EN	LP#	Output	PG
0	0	0V, off	Low
0	1	0V, off	Low
1	0	Normal turn on and fall to LP# target value after PG + 1ms	Asserted when the output reaches the nominal voltage and remains high during LP# = 0
1	1	High	Remains asserted after SS

Soft Start (SS)

(SS) NB692 employs а soft-start mechanism to ensure a smooth output during power-up. When EN goes high, the internal reference voltage ramps uр gradually. Therefore, the output voltage ramps up smoothly as well. Once the reference voltage reaches the target value, the soft start finishes. and the part enters steady-state operation.

If the output is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal reference exceeds the sensed output voltage at the internal FB node.

Power Good (PG)

The NB692 uses a power good (PG) output to indicate whether the output voltage of the buck regulator is ready. PG is an open drain of a MOSFET and should be connected to 3V3 or another voltage source through a resistor (e.g.: $100k\Omega$). After the input voltage is applied, the MOSFET is turned on, so PG is pulled to GND before SS is ready. After V_{FB} reaches 95% of V_{REF}, PG is pulled high in less than 10µs. When V_{FB} drops to 90% of V_{REF} (or rises higher than 115% of V_{REF}), PG is pulled low.

Note that when LP# goes from 1 to 0, PG stays high for the power good logic.

Start-Up and Shutdown Sequence

Figure 6 shows the start-up and shutdown sequence, including LP# and PG. To achieve a proper start up, it is recommended to turn on EN after VIN and VCC pass UVLO. During start-up, PG goes high immediately when VOUT reaches its normal range. LP# mode is blanked until PG + 1ms. This means that the NB692 is unable to enter LP# mode during the start-up period + 1ms. VOUT decays to the target LPM setting when LP# pulls low. VOUT is able to ramp up to its normal value in the Intel-required timing. PG pulls low immediately after EN goes low.




Figure 6: Power Sequence and EN/PG Logic Ultrasonic Mode

Ultrasonic mode (USM) is designed to keep the frequency above audible switching an frequency area during light-load or no-load conditions. Once the part detects that both the HS-FET and the LS-FET are off (for about 32 μ s), it forces the PWM to initiate T_{ON} , so the switching frequency is out of the audible range. To prevent VOUT from rising too high, T_{ON} shrinks to control VOUT. If FB is still too high after shrinking T_{ON} to its minimum value, the output discharge function is activated, keeping VOUT within a reasonable range. USM is selected by the voltage threshold on EN (see Table 5). To enter USM, set EN with two resistors as a divider (e.g.: two $100k\Omega$ resistors from 3.3V logic to get 1.65V).

Table 5: USM Selection

Mode	Voltage on EN
USM	1.3V < EN < 1.7V
Normal operation	2.3V < EN < 3.5V

Over-Current Protection (OCP)

The NB692 has a cycle-by-cycle over-current limiting control. The current-limit circuit employs a valley current-sensing algorithm. The NB692 uses the $R_{\rm DS(ON)}$ of the LS-FET as a current-sensing element. If the magnitude of the current is above the current-limit threshold, the PWM is not allowed to initiate a new cycle, even if FB is

lower than REF. Figure 7 shows the detailed operation of the valley current limit.




Figure 7: Valley Current-Limit Operation

Since the comparison is done during the LS-FET on state, the OC trip level sets the valley level of the inductor current. The maximum load current at the over-current threshold (I_{OC}) can be calculated using Equation (2):

$$I_{OC} = I_{limit} + \frac{\Delta I_{inductor}}{2}$$
 (2)

OCL only limits the inductor current and does not latch off. In an over-current condition, the current to the load exceeds the current to the output capacitor, so the output voltage tends to fall off. Eventually, the voltage ends up crossing the under-voltage protection (UVP) threshold and latches off. Fault latching can be reset by EN going low or by cycling the power of VIN.

Over-/Under-Voltage Protection (OVP/UVP)

The NB692 monitors the output voltage to detect over- and under-voltage conditions. When V_{FB} rises higher than 130% of V_{REF}, the OVP comparator output goes high, and the circuit latches (as the HS-FET driver turns off, and the LS-FET driver turns on), acting as a -2A current source. To protect the part from damage, there is an absolute 3.9V OVP on VOUT. Once VOUT reaches this value, it latches off. The LS-FET behaves the same as at 130% OVP. This OVP is active, even in LP# mode.



When V_{FB} becomes lower than 75% of V_{REF} , the UVP-1 comparator output goes high. The NB692 latches if V_{FB} stays in this range for about 64 μ s (latching the HS-FET off and LS-FET on). The LS-FET remains on until the inductor current reaches zero. During this period, the valley current limit helps control the inductor current.

When V_{FB} drops below 60% of V_{REF} , the UVP-2 comparator output goes high, and the part latches off directly after the comparator and logic delay (latching the HS-FET off and the LS-FET on). The LS-FET remains on until the inductor current hits zero. Fault latching can be reset by EN going low or by cycling the power of VIN or VCC.

Under-Voltage Lockout (UVLO) Protection

The NB692 has two kinds of under-voltage lockout (UVLO) protection: 3V VCC UVLO and 4.2V VIN UVLO. The NB692 starts up only when both VCC and VIN exceed their own UVLO thresholds. The NB692 shuts down when either VCC is lower than the UVLO falling threshold voltage (typically 2.8V) or VIN is lower than the 3.9V VIN falling threshold. Both UVLO protections are non-latch off.

Thermal Shutdown

Thermal shutdown is employed in the NB692. The junction temperature of the IC is monitored internally. If the junction temperature exceeds the threshold value (typically 145°C), the converter shuts off. This is a non-latch protection. There is a hysteresis of about 25°C. Once the junction temperature drops to about 120°C, a soft-start is initiated.

Output Discharge

The NB692 discharges the output when EN is low or the controller is turned off by a protection function (UVP, OVP, UVLO, or thermal shutdown). The NB692 discharges the outputs using an internal 30Ω MOSFET.

Remote Sense

When the remote sense is required, AGND acts as a remote sen-, which is connected to the remote ground of the output capacitors. VOUT acts as a remote sen+. A VCC capacitor connected between 3V3 and AGND is still required and should be placed very close to the IC. Figure 15 shows the schematic with a remote sense connection. For additional remote sense details, refer to the AN086 application note "NB681 Remote Sense."



APPLICATION INFORMATION

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires a capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for the best performance and should be placed as close to VIN as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations.

The capacitors must have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated using Equation (3):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})}$$
 (3)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (4):

$$I_{CIN} = \frac{I_{OUT}}{2} \tag{4}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the specification.

The input voltage ripple can be estimated using Equation (5):

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (5)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (6):

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{SW} \times C_{IN}}$$
 (6)

Selecting the Output Capacitor

An output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended.

The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}} \times L} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 \times F_{\text{SW}} \times C_{\text{OUT}}})$$
 (7)

When using ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is caused mainly by the capacitance. For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times F_{SW}^2 \times L \times C_{OUT}} \times (1 - \frac{V_{OUT}}{V_{IN}}) \quad (8)$$

When using POSCAP capacitors, the ESR dominates the impedance at the switching frequency. The output ripple can be approximated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times (1 - \frac{V_{OUT}}{V_{IN}}) \times R_{ESR}$$
 (9)

The maximum output capacitor limitation should be considered in the design application. For a small soft-start time period (if the output capacitor value is too high), the output voltage cannot reach the design value during the soft-start time, and it fails to regulate. The maximum output capacitor value (C_{o_max}) can be limited approximately using Equation (10):

$$C_{O,MAX} = (I_{IJM,AVG} - I_{OJT}) \times T_{ss} / V_{OJT}$$
 (10)

Where $I_{\text{LIM_AVG}}$ is the average start-up current during the soft-start period (which can be equivalent to the current limit value), and T_{ss} is the soft-start time.

Selecting the Inductor

An inductor is necessary for supplying constant current to the output load while being driven by the switched input voltage. A larger-value inductor results in less ripple current, resulting in a lower output ripple voltage but also has a larger physical footprint, a higher series resistance, and a lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be in the range of 30 - 50% of the maximum output current with the peak inductor current below the maximum switch current limit.



The inductance value can be calculated using Equation (11):

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_{L}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (11)

Where ΔI_L is the peak-to-peak inductor ripple current. The inductor should not saturate under the maximum inductor peak current (including short current), so I_{SAT} should be greater than 7.5A.

PCB Layout Guidelines

Efficient PCB layout is critical for the performance of the IC. For best results, refer to Figure 8 and follow the guidelines below. A four-layer layout is recommended for better thermal performance. For more information, refer to the AN087 application note "PCB Layout Design Guidelines for NB68x Families."

- 1. Place the high-current paths (PGND, VIN, and SW) very close to the device with short, direct, and wide traces.
 - A wide PGND trace under the IC is a top priority.

- Place the input capacitors as close to VIN and GND as possible on the same layer as the IC.
- 3. Place the decoupling capacitor as close to VCC and GND as possible.
- 4. Keep the switching node (SW) short and away from the feedback network.
- 5. Keep the BST voltage path as short as possible with a >25mil trace.
- 6. Keep the VIN and GND pads connected with a large copper plane to achieve a better thermal performance.
- Add several vias (with 10mil drill/18mil copper width) close to the VIN and GND pads to help with thermal dissipation.
- 8. Use a >20mil trace for the VOUT sense for output discharge.




Figure 8: Recommended PCB Layout



Design Example

Table 6 shows a design example when ceramic capacitors are applied.

A resistor from the external 3.3V power supply to 3V3 acts as the ripple noise filter of the 3.3V power supply. It is recommended that the resistor have a value from 0 - 5.1Ω , depending on the noise level. A 0402 size resistor is sufficient if the 3.3V voltage rises with a soft-start timer greater than 100µs. Otherwise, a larger resistor (e.g.: 0603/0805) is needed.

Table 6: Design Example for Different Rails

Vout (V)	R _{MODE} (Ω)	С _{оит} (F)	L (μΗ)
VCCIO	0	22µx3	0.68~1
PRIMCORE	Float	22µx3	0.68~1
VCCOPC/ EOPIO / V1.0A	100k	22µx3	0.68~1
Others-1.8V/2.5V	150k	22µx4	1.0~1.5
Others-3.3V	150k	22µx4 ⁽⁶⁾	1.2~1.5

NOTE:

If VIN is lower than 7V, apply a 150µF POSCAP as C_{OUT}, considering the transient.



TYPICAL APPLICATION FOR DIFFERENT RAILS VCCIO




Figure 9: Typical Application Schematic for VCCIO, Default 0.95V (C1 and C0 can be Pulled High/Floating or Low Directly without a Resistor if VOUT is Fixed)

PRIMCORE




Figure 10: Typical Application Schematic for PRIMCORE, VOUT Adjusted by VID



TYPICAL APPLICATION FOR DIFFERENT RAILS (continued)

VCCOPC & V1.0A




Figure 11: Typical Application Schematic for VCCOPC and V1.0A, Default 1V, (C1 and C0 can be Pulled High/Floating or Low Directly without a Resistor if VOUT is Fixed)

EOPIO




Figure 12: Typical Application Schematic for EOPIO



TYPICAL APPLICATION FOR DIFFERENT RAILS (continued)

Others (1.8V)




Figure 13: Typical Application Schematic for Other Modes (1.8V)

Others (2.5V)




Figure 14: Typical Application Schematic for Other Modes (2.5V)



TYPICAL APPLICATION WITH REMOTE SENSE

For additional details on remote sense applications, refer to the AN086 application note "NB681 Remote Sense."




Figure 15: Typical Application Schematic for NB692 Remote Sense Application

NOTE 1: Ultrasonic mode is not effective if applied in this schematic. Ensure that the EN rising finishes in 1ms.

TYPICAL APPLICATION WITH VOUT OUT OF VID TABLE

The two red resistors on VOUT act as feedback resistors to adjust VOUT to the proper value. It is recommended to choose the closest VID value (which is lower than the target VOUT) as V_{REF} if there are no other limitations. Figure 16 shows the typical schematic with the V_{OUT} setting at 1.1V.




Figure 16: Typical Application Schematic for NB692 with VOUT from the VID Table


NOTE 2: Ultrasonic mode is not effective if applied in this schematic. Ensure that the EN rising finishes in 1ms.


NOTE 3: It is not recommended to set VOUT over 50% of the target V_{REF}.



PACKAGE INFORMATION


QFN-13 (2mmx3mm)






TOP VIEW

BOTTOM VIEW



SIDE VIEW



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.