

## 54F776 Pi-Bus Transceiver

Octal Bidirectional Latched Transceiver

### Product Specification

### Military Fast Products

#### DESCRIPTION

The 54F776 is an octal latched transceiver and is intended to provide the electrical interface to a high performance wired-OR bus. This bus has a loaded characteristic impedance range of 20 to 50  $\Omega$  and is terminated on each end with a 30 to 40 $\Omega$  resistor.

The 54F776 is an octal bidirectional transceiver with Open-Collector B and 3-State A port output drivers. A latch function is provided for the A port signals. The B port output driver is designed to sink 100 mA

from 2V and features a controlled linear ramp to minimize crosstalk and ringing on the bus.

A separate high level control voltage ( $V_X$ ) is provided to prevent the A side output high level from exceeding future high density processor supply voltage levels. For 5V systems,  $V_X$  is simply tied to  $V_{CC}$ .

#### FEATURES

- Latching Transceiver
- Controlled output ramp

- High drive Open-Collector output current with minimum output swing
- Pi-Bus specification compatible
- Multiple package options
- Controlled power on/off sequence

#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
28-Pin Ceramic DIP (600mil)	54F776/BXA
28-Pin Flatpack	54F776/BYA
28-Pin LLCC	54F776/B3A

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
A <sub>0</sub> - A <sub>7</sub>	PNP latched input	3.5/0.1167	70 $\mu$ A/70 $\mu$ A
B <sub>0</sub> - B <sub>7</sub>	Data input with threshold circuitry	5.0/0.167	100 $\mu$ A/100 $\mu$ A
OEA	A output Enable input (active-High)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
$\overline{OEB}_0, \overline{OEB}_1$	B output Enable inputs (active-Low)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
LE	Latch Enable input (active-Low)	1.0/0.033	20 $\mu$ A/20 $\mu$ A
A <sub>0</sub> - A <sub>7</sub>	3-State outputs	150/33.3	3mA/20mA
B <sub>0</sub> - B <sub>7</sub>	Open-Collector outputs	OC*/166.7	OC*/100mA

NOTE: One (1.0) FAST Unit Load is defined as: 20 $\mu$ A in the High state and 0.6mA in the Low state. \* OC = Open-Collector


#### PIN CONFIGURATION



#### LLCC PIN CONFIGURATION



#### LOGIC SYMBOL



## Pi-Bus Transceiver

54F776


## PIN DESCRIPTION

SYMBOL	PINS	TYPE	NAME AND FUNCTION
A <sub>0</sub>	3	I/O	PNP latched input/3-State output (with V <sub>X</sub> control option)
A <sub>1</sub>	5	I/O	
A <sub>2</sub>	6	I/O	
A <sub>3</sub>	7	I/O	
A <sub>4</sub>	9	I/O	
A <sub>5</sub>	10	I/O	
A <sub>6</sub>	12	I/O	
A <sub>7</sub>	13	I/O	
B <sub>0</sub>	27	I/O	Data input with special threshold circuitry to reject noise/Open-Collector output High current drive
B <sub>1</sub>	26	I/O	
B <sub>2</sub>	24	I/O	
B <sub>3</sub>	23	I/O	
B <sub>4</sub>	21	I/O	
B <sub>5</sub>	20	I/O	
B <sub>6</sub>	19	I/O	
B <sub>7</sub>	17	I/O	
OEB <sub>0</sub>	15	I	Enables the B outputs when both pins are Low
OEB <sub>1</sub>	16	I	
OEA	2	I	Enables the A outputs when High
LE	28	I	Latched when High (a special delay feature is built in for proper enabling times)
V <sub>X</sub>	14	I	Clamping voltage keeping V <sub>OH</sub> from rising above V <sub>X</sub> (V <sub>X</sub> = V <sub>CC</sub> for normal use)

# Pi-Bus Transceiver

# 54F776

## LOGIC DIAGRAM



## Pi-Bus Transceiver

54F776

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>X</sub>	V <sub>OH</sub> output level control voltage (A outputs)	-0.5 to +7.0	V
V <sub>I</sub>	Input voltage	OEB <sub>n</sub> , OEA, LE	-0.5 to +7.0
		A <sub>0</sub> - A <sub>7</sub> , B <sub>0</sub> - B <sub>7</sub>	-0.5 to 5.5
I <sub>I</sub>	Input current	-40 to +5	mA
V <sub>O</sub>	Voltage applied to output in High output state	-0.5 to +V <sub>CC</sub>	V
I <sub>O</sub>	Current applied to output in Low output state	B <sub>0</sub> - B <sub>7</sub>	200
		A <sub>0</sub> - A <sub>7</sub>	40
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	Except B <sub>0</sub> - B <sub>7</sub>	2.0		V
		B <sub>0</sub> - B <sub>7</sub> <sup>4</sup>	1.60		
V <sub>IL</sub>	Low-level input voltage	Except B <sub>0</sub> - B <sub>7</sub>		0.8	V
		B <sub>0</sub> - B <sub>7</sub> <sup>4</sup>		1.45	
I <sub>IK</sub>	Input clamp current	Except A <sub>0</sub> - A <sub>7</sub>		-18	mA
		A <sub>0</sub> - A <sub>7</sub>		-40	
I <sub>OH</sub>	High-level output current	A <sub>0</sub> - A <sub>7</sub>		-3	mA
I <sub>OL</sub>	Low-level output current	A <sub>0</sub> - A <sub>7</sub>		20	mA
		B <sub>0</sub> - B <sub>7</sub>		100	
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

## Pi-Bus Transceiver

54F776

## DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT	
				Min	Typ <sup>2</sup>	Max		
$I_{OH}$	High-level output current	$B_0 - B_7$	$V_{CC} = \text{Max}, V_{IL} = 0.8V,$ $V_{IH} = 2.0V, V_{OH} = 2.1V$			100	$\mu A$	
$V_{OH}$	High-level output voltage	$A_0 - A_7$	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OH} = -3mA, V_X = V_{CC}$	2.5	2.9	$V_{CC}$	V
				$I_{OH} = -0.4mA,$ $V_X = 3.13V \& 3.47V$	2.5		$V_X$	V
$V_{OL}$	Low-level output voltage	$A_0 - A_7$	$V_{CC} = \text{Min}, V_{IL} = \text{Max}$ $V_{IH} = \text{Min}$	$I_{OL} = 20mA, V_X = V_{CC}$		0.3	0.5	V
				$I_{OL} = 100mA$			1.15	V
		$B_0 - B_7$		$I_{OL} = 4mA$	0.40			V
$V_{IK}$	Input clamp voltage	$A_0 - A_7$	$V_{CC} = \text{Min}, I_I = I_{IK}$			-0.5	V	
		Except $A_0 - A_7$	$V_{CC} = \text{Min}, I_I = I_{IK}$			-1.2	V	
$I_{IH2}$	Input current at maximum input voltage	$\overline{OEB}_n, OEA, \overline{IE}$	$V_{CC} = \text{Max}, V_I = 7.0V$		1	100	$\mu A$	
		$A_0 - A_7$	$V_{CC} = \text{Max}, V_I = 5.5V$		0.01	1	mA	
		$B_0 - B_7$	$V_{CC} = \text{Max}, V_I = 5.5V$		0.01	1	mA	
$I_{IH1}$	High-level input current	$\overline{OEB}_n, OEA, \overline{IE}$	$V_{CC} = \text{Max}, V_I = 2.7V$			20	$\mu A$	
		$B_0 - B_7$	$V_{CC} = \text{Max}, V_I = 2.1V$			100	$\mu A$	
$I_{IL}$	Low-level input current	$\overline{OEB}_n, OEA, \overline{IE}$	$V_{CC} = \text{Max}, V_I = 0.5V$			-20	$\mu A$	
		$B_0 - B_7$	$V_{CC} = \text{Max}, V_I = 0.3V$			-100	$\mu A$	
$I_{OZH} + I_{IH}$	Off-state output current, High-level voltage applied	$A_0 - A_7$	$V_{CC} = \text{Max}, V_O = 2.7V$			70	$\mu A$	
$I_{OZL} + I_{IL}$	Off-state output current, Low-level voltage applied	$A_0 - A_7$	$V_{CC} = \text{Max}, V_O = 0.5V$			-70	$\mu A$	
$I_X$	High-level control current		$V_{CC} = \text{Max}, V_X = V_{CC}, \overline{IE} = OEA = \overline{OEB}_n = 2.7V, A_0 - A_7 = 2.7V, B_0 - B_7 = 2.0V$	-100		100	$\mu A$	
			$V_{CC} = \text{Max}, V_X = 3.13V \& 3.47V, \overline{IE} = OEA = 2.7V, \overline{OEB}_n = A_0 - A_7 = 2.7V, B_0 - B_7 = 2.0V$	-10		10	mA	
$I_{OS}$	Short-circuit output current <sup>3</sup>	$A_0 - A_7$ only	$V_{CC} = \text{Max}, B_n = 1.6V, OEA = 2.0V, \overline{OEB}_n = 2.7V$	-60	-75	-150	mA	
$I_{CC}$	Supply current (total)	$I_{CCH}$	$V_{CC} = \text{Max}$			100	mA	
		$I_{CCL}$	$V_{CC} = \text{Max}, V_{IL} = 0.5V$			145	mA	
		$I_{CCZ}$	$V_{CC} = \text{Max}, V_{IL} = 0.5V$			100	mA	
$I_{OFF}$	Power-off output current	$B_0 - B_7$	$B_n = 2.1V, V_{CC} = 0.0V, V_{IL} = \text{Max}, V_{IH} = \text{Min}$			100	$\mu A$	

## Pi-Bus Transceiver

54F776

## AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITION	A SIDE LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_L = 50\text{pF}, R_L = 500\Omega$			$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_L = 50\text{pF}, R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay B to A	Waveform 1, 2	5.5 6.0	7.5 8.5	12.0 10.5	4.5 6.0	13.0 11.5	ns ns
$t_{PZH}$ $t_{PZL}$	Output Enable time from High or Low OEA to A	Waveform 3, 4	8.0 8.5	10.5 12.0	14.5 14.5	7.0 8.5	16.5 18.0	ns ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable time to High or Low OEA to A	Waveform 3, 4	2.0 2.0	4.5 4.5	7.0 7.5	2.0 2.0	7.5 8.0	ns ns

SYMBOL	PARAMETER	TEST CONDITION	B SIDE LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_D = 30\text{pF}, R_U = 9\Omega$			$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_D = 30\text{pF}, R_U = 9\Omega$		
			Min	Typ	Max	Min	Max	
$t_{PLH}$ $t_{PHL}$	Propagation delay A to B	Waveform 1, 2	2.0 3.5	4.0 5.5	7.0 8.0	1.5 2.5	9.0 9.0	ns ns
$t_{PLH}$ $t_{PHL}$	Propagation delay LE to B	Waveform 1, 2	3.0 4.0	5.0 6.0	8.5 9.0	2.0 3.0	11.5 9.5	ns ns
$t_{PLH}$ $t_{PHL}$	Enable/disable time OEB <sub>n</sub> to B	Waveform 1, 2	2.0 4.5	4.5 7.5	7.5 10.0	1.5 3.5	8.5 10.5	ns ns
$t_{TLH}$ $t_{THL}$	Transition time, B side 1.3V to 1.7V, 1.7V to 1.3V	Test Circuit and Waveform	0.5 0.5	2.0 2.0	4.5 4.5	0.5 0.5	4.5 4.5	ns ns

## AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITION	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = 5\text{V}$ $C_D = 30\text{pF}, R_U = 9\Omega$			$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5\text{V} \pm 10\%$ $C_D = 30\text{pF}, R_U = 9\Omega$		
			Min	Typ	Max	Min	Max	
$t_S(H)$ $t_S(L)$	Set-up time A to LE	Waveform 5	5.0 5.0			5.0 5.0		ns ns
$t_H(H)$ $t_H(L)$	Hold time A to LE	Waveform 5	0.0 0.0			0.0 0.0		ns ns
$t_{w(L)}$	LE Pulse width Low	Waveform 5	10.0			10.0		ns

## NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode. Unless otherwise specified,  $V_X = V_{CC}$  for all test conditions.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter test,  $I_{OS}$  tests should be performed last.
- Due to test equipment limitations, actual test conditions are for  $V_{IH} = 1.9\text{V}$  and for  $V_{IL} = 1.2\text{V}$ , however, the specified test limits and conditions are guaranteed.

# Pi-Bus Transceiver

54F776

## FUNCTION TABLE

INPUTS						LATCH STATE	OUTPUTS		MODE
A <sub>n</sub>	B <sub>n</sub> <sup>(3)</sup>	LE	OEA	OEB <sub>0</sub>	OEB <sub>1</sub>		A <sub>n</sub>	B <sub>n</sub>	
H	X	L	L	L	L	H	Z	H	A 3-State, Data from A to B
L	X	L	L	L	L	L	Z	L	
X	X	H	L	L	L	Q <sub>n</sub>	Z	Q <sub>n</sub>	A 3-State, Latched data to B
-	-	L	H	L	L	(1)	(1)	(1)	Feedback: A to B, B to A
-	H	H	H	L	L	H <sup>(2)</sup>	H	Off <sup>(2)</sup>	Preconditioned Latch enabling data transfer from B to A
-	L	H	H	L	L	H <sup>(2)</sup>	L	Off <sup>(2)</sup>	
-	-	H	H	L	L	Q <sub>n</sub>	Q <sub>n</sub>	Q <sub>n</sub>	Latch state to A and B
H	X	L	L	H	X	H	Z	Off	B Off and A 3-State
L	X	L	L	H	X	L	Z	Off	
X	X	H	L	H	X	Q <sub>n</sub>	Z	Off	
-	H	L	H	H	X	H	H	Off	B Off, Data from B to A
-	L	L	H	H	X	L	L	Off	
-	H	H	H	H	X	Q <sub>n</sub>	H	Off	
-	L	H	H	H	X	Q <sub>n</sub>	L	Off	
H	X	L	L	X	H	H	Z	Off	B Off and A 3-State
L	X	L	L	X	H	L	Z	Off	
X	X	H	L	X	H	Q <sub>n</sub>	Z	Off	
-	H	L	H	X	H	H	H	Off	B Off, Data from B to A
-	L	L	H	X	H	L	L	Off	
-	H	H	H	X	H	Q <sub>n</sub>	H	Off	
-	L	H	H	X	H	Q <sub>n</sub>	L	Off	

**NOTES:**

- H = High voltage level
- L = Low voltage level
- X = Don't care
- = Input not externally driven
- Z = High Impedance (off) state
- Q<sub>n</sub> = High or Low voltage level one setup time prior to the Low-to-High LE transition
- (1) = Condition will cause a feedback loop path; A to B and B to A
- (2) = The latch must be preconditioned such that B inputs may assume a High or Low level while OEB<sub>0</sub> and OEB<sub>1</sub> are Low and LE is High
- (3) = Precaution should be taken to insure that the B inputs do not float. If they do, they are equal to a Low state
- off = Applies to "B" (OC) outputs only. Indicates that the outputs are turned off

**CONTROLLED POWER SEQUENCING OPERATION**


The F776 has a design feature which controls the output transitions during power up (or down). There are two possible conditions that occur.

6. When LE = Low and OEB<sub>n</sub> = Low, the B outputs are disabled until the LE circuit can take control. This feature insures that the B outputs will follow the A inputs and allow only one transition during power up (or down).
7. If LE = High or OEB<sub>n</sub> = High, then the B outputs will remain disabled during power up (or down).


# Pi-Bus Transceiver

54F776


## AC WAVEFORMS




Waveform 1. Propagation Delay for Data to Output




Waveform 2. Propagation Delay for Data to Output



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level




Waveform 5. Data Setup and Hold Times

NOTE: For all waveforms  $V_M = 1.5V$   
The shaded areas indicate when the input is permitted to change for predictable output performance.

# Pi-Bus Transceiver



54F776

## TEST CIRCUITS AND WAVEFORM



Test Circuit for 3-State Outputs on A Port  
SWITCH POSITION

TEST	SWITCH
$t_{PLZ}$	closed
$t_{PZL}$	closed
All other	open



Test Circuit for 3-State Outputs on B Port

**DEFINITIONS:**

- $R_L$  = Load Resistor; see AC Characteristics for value.
- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.
- $C_D$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_U$  = Pull up resistor; see AC Characteristics for value.

FAMILY	INPUT PULSE REQUIREMENTS					
	Amplitude	Low V	Rep. Rate	$t_w$	$t_{TLH}$	$t_{THL}$
A Side	3.0V	0.0V	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$
B Side	2.0V	1.0V	1MHz	500ns	$\leq 4.0ns$	$\leq 4.0ns$