



Binary Synchronous 4-Bit Counter with Synchronous Clear

The LS163 is a bipolar, NPN, sealed-junction, silicon integrated circuit. It is manufactured in low-power Schottky technology and is available in a wire-bonded, 16-pin plastic DIP or surface mount package. This device is a high-speed, modulo-16 binary counter with synchronously preset outputs. It features look-ahead circuitry for use in cascadable counting applications.



Logic Diagram



LS163 (Preliminary)

Electrical Characteristics

V_{CC} = 5.0 ±0.5 V, T_A = -55 to +125°C (WA-LS)

V_{CC} = 5.0 ±0.25 V, T_A = 0 to 70°C (WP90349L2)

V_{CC} = 5.0 ±0.5 V, T_A = -40 to +85°C (WP91405L2)

Parameter	Symbol	WA-LS		WP		Units
		Min	Max	Min	Max	
Output Voltage, V _{CC} = 4.5 V (WA-LS), 4.75 V (WP) Low, I _{OL} = 4.0 mA I _{OL} = 8.0 mA High, I _{OH} = -0.4 mA	V _{OL} V _{OL} V _{OH}	— — 2.5	0.4 0.5 —	— — 2.7	0.4 0.5 —	V V V
Input Voltage, V _{CC} = 4.5 V (WA-LS), 4.75 V (WP) Low High Clamp, I _{IN} = -18.0 mA	V _{IL} V _{IH} V _{IK}	— 2.0 —	0.7 7.5 -1.5	— 2.0 —	0.8* 5.5 -1.5	V V V
Input Current, V _{CC} = 5.5 V (WA-LS), 5.25 V (WP) Low, V _{IL} = 0.4 V Data, Enable P Enable T, Clock, Load, Clear	I _{IL} I _{IL}	— —	-0.4 -0.8	— —	-0.4 -0.8	mA mA
High, V _{IH} = 2.7 V Data, Enable P Enable T, Clock, Load, Clear	I _{IH} I _{IH}	— —	20.0 40.0	— —	20.0 40.0	μA μA
@ V _I max, V _I = 7.0 V (WA-LS), 5.5 V (WP) Data, Enable P Load, Clock, Enable T, Clear	I _I I _I	— —	0.1 0.2	— —	0.1 0.2	mA mA
Output Current, V _{CC} = 5.5 V (WA-LS), 5.25 V (WP) Short-Circuit	I _{OS}	-20.0	-100.0	-20.0	-100.0	mA
Supply Current, V _{CC} = 5.5 V (WA-LS), 5.25 V (WP) Output Low Output High	I _{CC} L I _{CC} H	— —	32.0 31.0	— —	32.0 31.0	mA mA

* WP91405L2: V_{IL} = 0.7 V

Timing Characteristics

VCC = 5.0 V, TA = 25°C, CL = 15 pF

Parameter	Symbol	WA-LS		WP		Units
		Min	Max	Min	Max	
Propagation Delay						
Clock-to-Ripple Carry Output						
Low-to-High	tPLH	—	35.0	—	35.0	ns
High-to-Low	tPHL	—	35.0	—	35.0	ns
Clock-to-Any Q						
Low-to-High	tPLH	—	24.0	—	24.0	ns
High-to-Low	tPHL	—	27.0	—	27.0	ns
Enable T-to-Ripple Carry Output						
Low-to-High	tPLH	—	14.0	—	14.0	ns
High-to-Low	tPHL	—	14.0	—	14.0	ns
Clock-to-Any Q						
High-to-Low	tPHL	—	28.0	—	28.0	ns
Operating Conditions						
Set-up Delay						
Data-to-Clock, Low	tDSL	20.0	—	20.0	—	ns
High	tDSH	20.0	—	20.0	—	ns
Load, ENP or ENT to Clock, Low	tDSL	20.0	—	20.0	—	ns
High	tDSH	20.0	—	20.0	—	ns
Clear-to-Clock, Low	tDSL	20.0	—	20.0	—	ns
High	tDSH	25.0	—	25.0	—	ns
Hold Delay, Any Input, Low	tDHL	3	—	3	—	ns
High	tDHH	3	—	3	—	ns
Minimum Pulse Width						
Clock Pulse Width, Low	tw \emptyset L	25.0	—	25.0	—	ns
High	tw \emptyset H	25.0	—	25.0	—	ns
Clear Pulse Width	twc	20.0	—	20.0	—	ns
Maximum Clock Frequency	fmax	25.0	—	25.0	—	MHz

Maximum Ratings

Power supply voltage (VCC)	7.0 V
Operating temperature (TA)	WA-LS: -55 to +125°C WP90349L2: 0 to 70°C WP91405L2: -40 to +85°C
Storage temperature (Tstg)	-65 to +150°C

Maximum ratings are defined as the limiting conditions that the user can apply to the device under all variations of circuit and environmental conditions. If any rating is exceeded, permanent damage to the device may result.

Bonding or soldering of the external leads of this device can be performed safely at temperatures up to 300°C.

Timing Diagrams




Figure 1. Clock to Output Delays, Count Frequency, and Clock Pulse Width




Figure 2. Enable Input to Ripple Carry Output Delays






Figure 3. Clock to Ripple Carry Output Delays



OTHER CONDITIONS : LOAD = L, CLEAR = H

THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE

Figure 4. Set-Up and Hold Times with Parallel Data Inputs



THE SHADED AREAS INDICATE WHEN THE INPUT IS PERMITTED TO CHANGE FOR PREDICTABLE OUTPUT PERFORMANCE

Figure 5. Set-Up and Hold Times with Load or Clear Input