

# SN55501E, SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

SLDS012B - D2472, MARCH 1983 - REVISED APRIL 1993

- Controls 32 Electrodes
- 100-V Totem-Pole Outputs
- Low Standby Power Consumption
- All Outputs Contain Sink and Source Clamp Diodes
- 15-mA Steady-State Output Current
- Rugged DMOS Outputs
- CMOS Inputs
- Direct Replacement for SN75501C

## description

The SN55501E, SN65501E, and SN75501E are monolithic BIDFET<sup>†</sup> integrated circuits designed to provide the serial-to-parallel conversion and level translation of data in a matrix-addressable display. The device inputs are diode-clamped CMOS inputs.


The Q outputs of these drivers are normally high and can be switched either selectively or together. Any output whose associated register bit (in the internal 32-bit serial register) contains a low switches low when STROBE is low if SUSTAIN is high. All other outputs remain high. When SUSTAIN is low, all outputs switch low independently of the data or strobe inputs. This feature can be used to generate a portion of the SUSTAIN pulse required in the operation of an ac plasma display. The internal level-shift circuits provide additional drive during the times that the outputs switch high to facilitate fast rise times while maintaining low standby power consumption. All outputs contain clamp diodes to the V<sub>CC2</sub> and GND supply inputs.

The SN55501E is characterized for operation over the full military temperature range of -55°C to 125°C. The SN65501E is characterized for operation from -40°C to 85°C. The SN75501E is characterized for operation from 0°C to 70°C.

SN55501E...J PACKAGE  
SN65501E, SN75501E...N PACKAGE  
(TOP VIEW)

CLOCK	1	40	V <sub>CC1</sub>
SUSTAIN	2	39	DATA IN
STROBE	3	38	SERIAL OUT
Q1	4	37	Q32
Q2	5	36	Q31
Q3	6	35	Q30
Q4	7	34	Q29
Q5	8	33	Q28
Q6	9	32	Q27
Q7	10	31	Q26
Q8	11	30	Q25
Q9	12	29	Q24
Q10	13	28	Q23
Q11	14	27	Q22
Q12	15	26	Q21
Q13	16	25	Q20
Q14	17	24	Q19
Q15	18	23	Q18
Q16	19	22	Q17
GND	20	21	V <sub>CC2</sub>

SN55501E...FD OR FJ PACKAGE  
SN65501E, SN75501E...FN PACKAGE  
(TOP VIEW)



NC—No internal connection

<sup>†</sup>BIDFET — Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip. This is a patented process.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated


TEXAS  
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN55501E, SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

SLDS012B - D2472, MARCH 1983 - REVISED APRIL 1993


## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984  
and IEC Publication 617-12.

Pin numbers shown are for the J and N packages.

## functional block diagram (positive logic)



FUNCTION TABLE


FUNCTION	INPUTS				OUTPUTS						
	DATA	CLOCK	STROBE	SUSTAIN	R1	R2	R3...R32	SERIAL DATA	Q1	Q2	Q3...Q32
Load	H L	↑ ↑	H	H	H L	R1 <sub>n</sub> R1 <sub>n</sub>	R2 <sub>n</sub> ...R31 <sub>n</sub> R2 <sub>n</sub> ...R31 <sub>n</sub>	R32 <sub>n</sub> R32 <sub>n</sub>	H H	H H	H...H H...H
Strobe	X X	X H	H L	H H	R1 <sub>n</sub> R1 <sub>n</sub>	R2 <sub>n</sub> R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub> R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub> R32 <sub>n</sub>	H R1	H R2	H...H R3...R32
Sustain	X X	X X	L	L	R1 <sub>n</sub>	R2 <sub>n</sub>	R3 <sub>n</sub> ...R32 <sub>n</sub>	R32 <sub>n</sub>	L L	L L	L...L L...L

H = high level, L = low level, X = irrelevant, ↑ = low-to-high-level transition.


R1...R32 = levels currently at internal outputs of shift registers one through thirty-two, respectively.

R1<sub>n</sub>...R32<sub>n</sub> = levels at shift-register outputs R1 through R32 respectively, before the most recent ↑ transition at the CLOCK input.

## typical operating sequence



### **schematics of inputs and outputs**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, V <sub>CC1</sub> (see Note 1) .....	15 V
Supply voltage, V <sub>CC2</sub> .....	100 V
Input voltage range .....	V <sub>CC1</sub> to 0.3 V
Continuous total power dissipation .....	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> :	
SN55501E .....	-55°C to 125°C
SN65501E .....	-40°C to 85°C
SN75501E .....	0°C to 70°C
Storage temperature range .....	-65°C to 150°C
Case temperature for 10 seconds: FD, FJ, or FN package .....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: N package .....	260°C
Lead temperature 1.6 mm (1/16 inch) from case for 60 seconds: J package .....	300°C

NOTE 1: All voltage values are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	TA ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°	TA = 70°C POWER RATING	TA = 85°C POWER RATING	TA = 125°C POWER RATING
FD or FJ	1825 mW	14.6 mW/°C	1168 mW	949 mW	365 mW
FN	1775 mW	14.2 mW/°C	1136 mW	923 mW	—
J	3050 mW	24.4 mW/°C	1952 mW	1586 mW	610 mW
N	1275 mW	10.2 mW/°C	816 mW	663 mW	—

# SN55501E, SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

SLDS012B - D2472, MARCH 1983 - REVISED APRIL 1993

## recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC1</sub>		10.8	12	13.2	V
Supply voltage, V <sub>CC2</sub>		0		100	V
High-level input voltage, V <sub>IH</sub>		0.75 V <sub>CC1</sub>			V
Low-level input voltage, V <sub>IL</sub>			0.25 V <sub>CC1</sub>		V
High-level Q output clamp current, I <sub>OKH</sub>				20	mA
Low-level Q output clamp current, I <sub>OKL</sub>				-20	mA
Clock frequency at (or below) 25°C junction temperature, f <sub>clock</sub> (see Note 2)		0		8	MHz
Duration of high or low clock pulse, t <sub>w</sub>		62			ns
Setup time, t <sub>su</sub>	Data inputs before CLOCK↑		20		ns
Hold time, t <sub>h</sub>	Data inputs after CLOCK↑		50		ns
	STROBE high after CLOCK↑		150		
	STROBE high after SUSTAIN↑		250		
Operating free-air temperature, T <sub>A</sub>	SN55501E	-55		125	°C
	SN65501E	-40		85	
	SN75501E	0		70	
Operating case temperature, T <sub>C</sub>	SN55501E			125	°C

NOTE 2: See Figure 3 for maximum clock frequency when devices are operated in cascade or for operation above T<sub>J</sub> = 25°C.

## electrical characteristics over recommended operating free-air temperature range


PARAMETER	TEST CONDITIONS	SN55501E, SN65501E			SN75501E			UNIT	
		MIN	TYPT†	MAX	MIN	TYPT†	MAX		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC1</sub> = 12 V, I <sub>I</sub> = 12 mA		-1	-1.5		-1	-1.5	V
VOH	High-level output voltage	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	I <sub>OH</sub> = -1 mA	94	97.5		95	97.5	V
			I <sub>OH</sub> = -10 mA	92	94.5		93	94.5	
			I <sub>OH</sub> = -15 mA	90	93.5		91	93.5	
VOL	Low-level output voltage	SERIAL OUT	V <sub>CC1</sub> = 10.8 V, I <sub>OH</sub> = -100 μA	9	10		9	10	V
				0.85	2		0.85	2	
				2	4		2	4	
		SERIAL OUT	V <sub>CC1</sub> = 10.8 V, I <sub>OL</sub> = 100 μA	2.75	5		2.75	5	
VOK	Output clamp voltage	Q outputs	V <sub>CC2</sub> = 0	I <sub>OK</sub> = 20 mA	1	2.5	1	2.5	V
				I <sub>OK</sub> = -20 mA	-1.2	-2.5	-1.2	-2.5	
I <sub>IH</sub>	High-level input current	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	V <sub>IH</sub> = V <sub>IHmin</sub> , V <sub>IL</sub> = V <sub>ILmax</sub>		1		1	μA	
I <sub>IL</sub>	Low-level input current	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V	V <sub>IH</sub> = V <sub>IHmin</sub> , V <sub>IL</sub> = V <sub>ILmax</sub>		-1		-1	μA	
I <sub>CC1</sub>	Supply current from V <sub>CC1</sub>	V <sub>CC1</sub> = 13.2 V, V <sub>CC2</sub> = 100 V		0.05	1		0.05	1	mA
I <sub>CC2</sub>	Supply current from V <sub>CC2</sub>	V <sub>CC2</sub> = 100 V		1	5		1	3	mA

† Typical values are at V<sub>CC1</sub> = 12 V, T<sub>A</sub> = 25°C.

switching characteristics,  $V_{CC1} = 12\text{ V}$ ,  $V_{CC2} = 100\text{ V}$ ,  $T_A = 25^\circ\text{C}$ 

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DHL}$	Delay time, high-to-low-level outputs	STROBE to Q outputs	$C_L = 30\text{ pF}$		250	ns
		SUSTAIN to Q outputs	$C_L = 30\text{ pF}$		250	
		CLOCK to SERIAL OUT	$C_L = 20\text{ pF}$		147	
$t_{DLH}$	Delay time, low-to-high-level outputs	STROBE to Q outputs	$C_L = 30\text{ pF}$		450	ns
		SUSTAIN to Q outputs	$C_L = 30\text{ pF}$		450	
		CLOCK to SERIAL OUT	$C_L = 20\text{ pF}$		147	
$t_{THL}$	Transition time, high-to-low-level Q output		$C_L = 30\text{ pF}$		200	ns
$t_{TLH}$	Transition time, low-to-high-level Q output		$C_L = 30\text{ pF}$		300	ns

## PARAMETER MEASUREMENT INFORMATION

NOTES: A.  $C_L$  includes probe and jig capacitance.

B. SERIAL OUT waveform for internal conditions such that a low is registered in R32.

C. SERIAL OUT waveform for internal conditions such that a high is registered in R32.

D.  $Q_n$  output with a low stored in associated register  $R_n$ .E.  $Q_n$  output with a high stored in associated register  $R_n$ .

Figure 1. Load Circuit and Voltage Waveforms

# SN55501E, SN65501E, SN75501E AC PLASMA DISPLAY DRIVERS

SLDS012B - D2472, MARCH 1983 - REVISED APRIL 1993

## TYPICAL CHARACTERISTICS




Figure 2




Figure 3

## THERMAL CHARACTERISTICS

### junction temperature formula

$$T_J = T_A + P_D R_\theta$$

where:

$T_J$  = virtual junction temperature

$T_A$  = free-air temperature

$P_D$  = average device power dissipation

$R_\theta$  = thermal resistance (junction-to-air,  $R_{\theta JA}$ , or junction-to-case,  $R_{\theta JC}$ )

PACKAGE	R <sub>θJA</sub>	R <sub>θJC</sub>
FD or FJ	68°C/W	20°C/W
FN	70°C/W	22°C/W
J	45°C/W	12°C/W
N	100°C/W	27°C/W