

MTC-20126

ATM Handler

Datasheet

Preliminary Information

Rev. 2 - Sept. 1998

Applications


- Network termination unit or line termination unit for ATM based transport system
- Bidirectional ATM interface for xDSL modems
- 25 Mbps internet access
- Digital Home Network

Features

- Bidirectional ATM interface to/ from ADSL system (the interface carries ATM cell, but is treated as a byte stream by the rest of the ADSL system).
- Bidirectional ATM interface to/ from external ATM chips (two modes: I* or ATM 25 Mbps).
- Bidirectional V24 interface (two instances).
- Ancillary support functions e.g. general purpose registers linked to pins.

General Description

The MTC-20126 ASIC is designed as an ATM interface to a variety of variable data rate xDSL modems. It is configured by means of a micro controller interface. The configuration possibilities are numerous giving a certain flexibility in the use of The MTC-20126C is intended to be used both in a Network Terminating unit (NT) (referred to as the ATU-NT or ATU-R board) and in a Line Terminating unit (LT) (referred to as ATU-LT or ATU-C board), see. ATU-C/ ATU-R stand for respectively ADSL Termination Unit on the Central Office side or on the Residential Subscriber side. In the following text we will use the terms respectively ATU-LT and ATU-NT.



General Functional Description

Functional overview

The ADSL transport system makes use of the DMTP line code (Discrete Multi Tone) and is intended to support bidirectional digital data transmission over a single conventional twisted pair already in use for the analog POTS service.

In essence, the ADSL transport system is transparent to the format of the digital signal. However, an interface between the input/output of the ADSL transport system and the input/output digital data is needed to cope with the equipment specifications.

The present document contains the external specifications of the MTC-20126 ASIC, that incorporates this interface assuming ATM cell based transport on the ADSL transmission system. The functions to be performed by the ATM interface are essentially the same for the ATU-C (Central Office) and the ATU-R (Residential subscriber side), except that the transmit/receive bit rates are different.

The maximum useful downstream and upstream bit rates depend upon the twisted-pair characteristics and to a lesser degree upon the break up into fast and slow data. Upper limits for useful Downstream (i.e. from Central Office towards Residential Subscriber) and Upstream (i.e. from Residential Subscriber towards Central Office) bit rates are respectively 6.784 Mbps and 640 kbps. In principle, all bit rates, that are smaller than the given maximum rate and are a multiple of the basic granularity, can be supported. The basic granularity depends upon the mode: the ADSL system is able to work in a 3 kHz or a 4.3125 kHz mode for the tone spacing.

The basic granularity is defined as 32 kbps for 4.3125 kHz tone spacing and 22.4 kbps for 3 kHz tone spacing. The variable bandwidth of

the ADSL transmission path is not a problem for an ATM based interface because of ATM inherent support for arbitrary bit rates.

The MTC-20126 is able to terminate and generate up to two V24 connections. This facility is limited to the low level aspects, the rest of the processing is the microcontroller responsibility.


The MTC-20126 performs some low level support functions, essentially to decrease the amount of glue logic needed on the board, including:

- Watchdog timer;
- Address decoding;
- Wait state and recovery state;
- Interrupt grooming;
- Part of the reset logic;
- General purpose registers e.g. for LED driving, temperature sensing and general house keeping.

Application

The MTC-20126 ASIC is intended to be used in both a Network Termination (NT) unit and in a Line Termination (LT) unit for ATM based transport systems on an ADSL transmission. The MTC-20126 may also be used for DHN* applications. A schematic view of the different modes of operation for the main data path (ADSL to/from ATM) are shown later for applications using the P* mode / Utopia mode interface.

* Digital Home Network



High Level Model

The following figure presents a high level view of the MTC-20126, including the most important datapaths. This high level view is only used as a reference to support a structured presentation of the MTC-20126 functionality, the structure used by the implementation may differ.

The model is split in 2 different parts:

a) The upper part of the figure is related to ATM processing and is called the ADSL/ATM interface. It bidirectionally transports cells between two ATM interfaces. The first ATM interface is based on a parallel byte interface with an apparent ATM structure (explicit signals for cell delineation and idle), the other one goes to an ADSL or DHN transport system and is called the modem interface in this document.

b) The rest constitutes glue logic and support functions not directly part of any user datapath.

The MTC-20126 is configured via the microcontroller interface, and the different control and maintenance datapaths use the extract and insert possibilities. The serial line controller and the glue logic increase the component integration allowing a reduction of the number of components on the board.




Fig. 1: General view of MTC-20126

Functional Description of the ADSL-ATM Interface

This part implements all functions related to ATM processing, up to the ATM layer itself. The following functional blocks are defined for the ATM-ADSL interface:

- ATM interface (I* or ATM 25 Mbps mode);
- ATM_cell_proc_to_ADSL;
- ATM_cell_proc_from_ADSL;
- VPI/ VCI check;
- Ext_proc;
- Ins_proc;
- Modem interface (ADSL).

Each functional block is described in detail in the following sections.

The ADSL-ATM interface can be disabled (by clearing the ATMITF bit in the Component Configuration Register), in that case all the logic blocks described in this section become inactive. This also results in breaking most of the control and maintenance paths.

ATM cell procedure from ADSL Function

This function block accepts two data streams, one per modem interface. One data stream contains the Interleaved (data) traffic. The other data stream contains the Fast (data) traffic. Fast and Interleaved refer to two slightly different ways of transporting data on the ADSL link. Both traffic streams may operate at different frequencies, but the total traffic (Fast and Interleaved) will not exceed 8.2 Mbit/s for the ADSL application.

The Fast and Interleaved traffic are first treated separately, though the function blocks are similar. As described in the following paragraphs and depicted in Fig. 2, the functions are specified as working in series. In a first part the following functions are defined for both the Fast and Interleaved traffic:

- ATM cell delineation;
- ADSL link performance monitoring;
- HEC check;
- ATM payload descrambler;
- Idle cell filter;
- PLOAM extraction;
- Header translation.

Note that the interfaces of the Fast and Interleaved traffic are working independently, they have the same peak bandwidth, but the payload bitrates are independent.

Then, the cell traffic is multiplexed ('ATM cell mux' function) to a single ATM cell stream. Hereby, the information to which traffic a cell belongs (i.e. Fast or Interleaved) is kept with the cell.

According to the outcome of the context (Loopback, Inactive, Fast, Interleaved, Extract, Extract_PT and Pass_through) the following functions can be triggered:

- Forward cell to output buffer, normal operation;
- Drop Loopback;
- Drop Inactive;
- Extract ATM cell.

Forwarded cell (towards the output buffer) receive a new header also retrieved from the context table.

In the output buffer towards the ATM interface, cells can be inserted either from the INS_STAR_FIFO or from the Loopback buffer in addition to the normal datapath from the ADSL interface.

The ATM_cell_proc_from_ADSL function block provides only non-idle cells to the ATM interface (I* bus). In case the MTC-20126 is in Network termination mode, the ATM interface will provide an idle cell indication on the I* bus if necessary. In case the MTC-20126 is in Line termination mode, the ATM interface will not ask for access on the I* bus if no cell is available.

Notes

- Additional indications (i.e. cell direction and Fast/ Interleaved) are needed for an extracted PLOAM cell, as otherwise no distinction can be made to which traffic the PLOAM cell belonged. The header for PLOAM cells is the same for Fast and Interleaved traffic.
- As the cell streams from Fast and Interleaved traffic are merged, there cannot be made a distinction between cell header values from the Fast and Interleaved traffic.
- No payload scrambling is performed for ATM cells passed to the ATM interface (I* interface).

The context of the cell is retrieved by invoking the Virtual Path Identifier / Virtual Channel Identifier 'VPI/ VCI check' function.

ATM cell procedure to ADSL Function

This function block accepts an ATM stream at its ATM interface (* interface) and splits the ATM traffic in a so-called Fast and Interleaved

parts, which are transmitted on a cell base to the ADSL interface. The interface to the ADSL is byte based and the ATM cells are byte aligned. Both traffic streams can operate at different rates, but the total

traffic (Fast and Interleaved) is limited. The Fast and Interleaved path of the ADSL interface are independent and bursty, the bursts may happen at any time. They don't have to follow cell boundaries.




Fig. 2: Description of 'ATM_cell_proc_from_ADSL'

A cell clock is provided from the ATM interface, so that no cell delineation is necessary. The HEC will be checked for errors and the payload of the ATM cells received at the ATM interface is not scrambled. Additionally, the ATM interface (I* bus) provides an indication for the idle cells. So, only non-idle cells are

provided to the ATM_cell_proc_to_ADSL function. Therefore, the function block will not provide an idle cell filter.

Afterwards, the ATM cell header together with the cell direction 'to_ADSL' invokes the function 'VPI/ VCI check'. Consecutively,

the functions drop Inactive, loopback and extract ATM cell are addressed. As described in the following paragraphs and shown in Fig. 3, the functions are specified as working in series, at least logically. The implementation may differ in order as long as the final result is equivalent.




Fig. 3: Description of 'ATM cell procedure to ADSL'

M TC-20126

Afterwards, the ATM cell is routed to the correct outgoing traffic (Fast or Interleaved) by taking the indications of the context into account. From that point on, the Fast and Interleaved traffic are considered independently. Cells are written in a Fast or

Interleaved buffer, with the possibility to insert cells (from `Ins_proc` or `Loopback_F/ Loopback_I` buffer). To accommodate the outgoing cell rate, idle cells are inserted. A correct HEC is inserted and the ATM payload

is scrambled. The final step is the optional addition of a BIP8 code.

Note: The interface of the Fast and Interleaved traffic is working independently and at a different rate.

Pin function and description

<code>tb_sbi</code>	BS cell for bidirectional pin
<code>tb_scap</code>	BS cell for fast input pin
<code>tb_sen</code>	BS cell for pad enable signal (all I/O, OD, OS, OZ pins need to be controlled by an EN signal)

MTC-20126

1. Pin Assignment of the MTC-20126

Table 1: Pin assignment of the MTC-20126

Pin		BS cell	Name	Function
no	Type	BS type		
1			NC	
2			NC	
3			NC	
4			VSS	Power 0 V
5			NC	
6	I	tb sin	ILIMAD[4]	I* LIM/ ATMF AD4
7	I	tb sin	ILIMAD[3]	I* LIM/ ATMF AD3
8	I	tb sin	ILIMAD[2]	I* LIM/ ATMF AD2
9			VDD	Power 3.3 V
10	IO Z	tb s bi	ILIMAD[1]	I* LIM/ ATMF AD1
11	IO Z	tb s bi	ILIMAD[0]	I* LIM/ ATMF AD0
12	I	tb sin	no tUAAI	I* Upstream Access Arbitration
13	OD	tb so ut	no tUOE	I* Upstream Output Enable
14			VSS	Power 0 V
15	OS	tb so ut	IUA AO	I* Upstream Access Arbitration
16	I	tb sin	IBDCI	Board Daisy chain I/P
17	O	tb so ut	IBDCO	Board Daisy chain O/P
18	I	tb sin	IUA F	I* Upstream Acces Flag
19			VDD	Power 3.3 V
20			NC	
21	IO Z	tb s bi	IDC UAS	I* Downstream Cell Sync
22	I	tb sin	IUCS	I* Upstream Cell Sync
23	O	tb so ut	ICIKO UT	I* Buffered ICIKIN
24			VSS	Power 0 V
25	OZ	tb so ut	ITXDATA[7]	I* TX Data bit 7
26	OZ	tb so ut	ITXDATA[6]	I* TX Data bit 6
27	OZ	tb so ut	ITXDATA[5]	I* TX Data bit 5
28	OZ	tb so ut	ITXDATA[4]	I* TX Data bit 4
29			VDD	Power 3.3 V
30	OZ	tb so ut	ITXDATA[3]	I* TX Data bit 3
31	OZ	tb so ut	ITXDATA[2]	I* TX Data bit 2
32	OZ	tb so ut	ITXDATA[1]	I* TX Data bit 1
33	OZ	tb so ut	ITXDATA[0]	I* TX Data bit 0
34			VSS	Power 0 V
35	I	tb sin_s	IRXDATA[7]	I* RX Data bit 7
36	I	tb sin_s	IRXDATA[6]	I* RX Data bit 6
37	I	tb sin_s	IRXDATA[5]	I* RX Data bit 5
38	I	tb sin_s	IRXDATA[4]	I* RX Data bit 4
39			VDD	Power 3.3 V

MTC-20126

Pin		BS cell	Name	Function
no	Type	BS type		
40	I	tb sin_s	IRXDATA[3]	* RX Data bit 3
41	I	tb sin_s	IRXDATA[2]	* RX Data bit 2
42	I	tb sin_s	IRXDATA[1]	* RX Data bit 1
43	I	tb sin_s	IRXDATA[0]	* RX Data bit 0
44			VSS	Power 0 V
45	I	tb scap	IC IKIN	* Clock input
46	I	tb sin	ITFMODE	* interface mode enable
47	I	tb sin	NTN0TIT	NT or LT node select
48			NC	
49			VDD	Power 3.3 V
50			NC	
51			NC	
52			NC	
53			NC	
54			NC	
55			NC	
56			VSS	Power 0 V
57	IU		TMS	JTAG IEEE 1149.1
58	OZ		TDO	JTAG IEEE 1149.1
59	IU		TDI	JTAG IEEE 1149.1
60	IU		TCK	JTAG IEEE 1149.1
61			VDD	Power 3.3 V
62	ID		TRST	JTAG Reset
63	ISC	tb sin	no tHARD_RESET	Reset pin
64	I	tb sin	SIR_DATA_F[1]	Modem I/F Rx F data 1
65	I	tb sin	SIR_DATA_F[0]	Modem I/F Rx F data 0
66			VSS	Power 0 V
67	I	tb sin	SIR_VAL_F	Modem I/F F valid indication
68	I	tb sin	SIR_DATA_I[1]	Modem I/F Rx I data 1
69	I	tb sin	SIR_DATA_I[0]	Modem I/F Rx I data 0
70	I	tb sin	SIR_VAL_I	Modem I/F I valid indication
71			VDD	Power 3.3 V
72	O		SIT_DATA_F[1]	Modem I/F Tx F data 1
73	O		SIT_DATA_F[0]	Modem I/F Tx F data 0
74	I	tb sin	SIT_REQ_F	Modem I/F F Byte request
75	O		SIT_DATA_I[1]	Modem I/F Tx I data 1
76			VSS	Power 0 V
77	O		SIT_DATA_I[0]	Modem I/F Tx I data 0
78	I	tb sin	SIT_REQ_I	Modem I/F I Byte request
79	I	tb sin	SIN[0]	UART input stream 0

MTC-20126

Pin		BS cell	Name	Function
no	Type	BS type		
80	I	tb sin	STB_O K[0]	UART signal quality 0
81			VDD	Power 3.3 V
82	I	tb sin	ACT_MON N[0]	General input 0
83	O	tb so ut	SO UT[0]	UART output stream 0
84	I	tb sin	SIN[1]	UART input stream 1
85	I	tb sin	STB_O K[1]	UART signal quality 1
86			VSS	Power 0 V
87	I	tb sin	ACT_MON N[1]	General input 1
88	O	tb so ut	SO UT[1]	UART output stream 1
89	I	tb sin	INV_IN[1]	Inventory input 1
90	I	tb sin	INV_IN[0]	Inventory input 0
91			VDD	Power 3.3 V
92	OD	tb so ut	INV_O UT[3]	Inventory output 3
93	OD	tb so ut	INV_O UT[2]	Inventory output 2
94	OD	tb so ut	INV_O UT[1]	Inventory output 1
95	OD	tb so ut	INV_O UT[0]	Inventory output 0
96			VSS	Power 0 V
97	O	tb so ut	no tBO ARD_RESE T[3]	Reset signal output 3
98	O	tb so ut	no tBO ARD_RESE T[2]	Reset signal output 2
99	O	tb so ut	no tBO ARD_RESE T[1]	Reset signal output 1
100	O	tb so ut	no tBO ARD_RESE T[0]	Reset signal output 0
101			VDD	Power 3.3 V
102			NC	
103			NC	
104			NC	
105			NC	
106			NC	
107			NC	
108			VSS	Power 0 V
109	O	tb so ut_s	IED[7]	Led driver output 7
110	O	tb so ut_s	IED[6]	Led driver output 6
111	O	tb so ut_s	IED[5]	Led driver output 5
112	O	tb so ut_s	IED[4]	Led driver output 4
113			VDD	Power 3.3 V
114	O	tb so ut_s	IED[3]	Led driver output 3
115	O	tb so ut_s	IED[2]	Led driver output 2
116	O	tb so ut_s	IED[1]	Led driver output 1
117	O	tb so ut_s	IED[0]	Led driver output 0
118			VSS	Power 0 V
119	O	tb so ut	no tEPRO M_W E[3]	Eprom write enable 3

MTC-20126

Pin		BS cell	Name	Function
no	Type	BS type		
120	O	tbso ut	no tEPRO M_ W E[2]	Eprom write enable 2
121	O	tbso ut	no tEPRO M_ W E[1]	Eprom write enable 1
122	O	tbso ut	no tEPRO M_ W E[0]	Eprom write enable 0
123			VDD	Power 3.3 V
124	O	tbso ut	no tCS[7]	Chip select 7
125	O	tbso ut	no tCS[6]	Chip select 6
126	O	tbso ut	no tCS[5]	Chip select 5
127	O	tbso ut	no tCS[4]	Chip select 4
128			VSS	Power 0 V
129	O	tbso ut	no tCS[3]	Chip select 3
130	O	tbso ut	no tCS[2]	Chip select 2
131	O	tbso ut	no tMEM_ O E	Memory output enable
132	O	tbso ut	MUXC TL	DRAM mux control
133			VDD	Power 3.3 V
134	O	tbso ut	no tCAS[3]	Column Address Strobe 3
135	O	tbso ut	no tCAS[2]	Column Address Strobe 2
136	O	tbso ut	no tCAS[1]	Column Address Strobe 1
137	O	tbso ut	no tCAS[0]	Column Address Strobe 0
138			VSS	Power 0 V
139	O	tbso ut	no tRAS[1]	Row Address Strobe 1
140	O	tbso ut	no tRAS[0]	Row Address Strobe 0
141	O	tbso ut	no tDRAM_ W E	DRAM Write Enable
142	I	tb sin	no tBLAST	Burst Last
143			VDD	Power 3.3 V
144	I	tb sin	no tADS	Address Data Strobe
145	I	tb sin	W / no tR	Write / Read
146	IO D	tb sbi	no tRDYRC V	Ready / Recover
147			NC	
148			VSS	Power 0 V
149	O	tbso ut	no tW DTO	Watchdog timer output
150	ISC	tb sin	TEMP	Temperature Signal
151			NC	
152	I	tb sin	no tBE[3]	Byte Enable 3
153			VDD	Power 3.3 V
154			NC	
155			NC	
156			NC	
157			NC	
158			NC	
159			NC	

MTC-20126

Pin		BS cell	Name	Function
no	Type	BS type		
160			VSS	Power 0 V
161	I	tb sin	notBE[2]	Byte Enable 2
162	I	tb sin	notBE[1]	Byte Enable 1
163	I	tb sin	notBE[0]	Byte Enable 0
164	I	tb sin	AD[18]	Address / Data bit 18
165			VDD	Power 3.3 V
166	I	tb sin	AD[19]	Address / Data bit 19
167	I	tb sin	AD[20]	Address / Data bit 20
168	I	tb sin	AD[21]	Address / Data bit 21
169	I	tb sin	AD[22]	Address / Data bit 22
170			VSS	Power 0 V
171	I	tb sin	AD[29]	Address / Data bit 29
172	I	tb sin	AD[30]	Address / Data bit 30
173	I	tb sin	AD[31]	Address / Data bit 31
174	I	tb scap	PCIK	Master Processor clock
175			VDD	Power 3.3 V
176	IO	tb sbi	AD[0]	Address / Data bit 0
177	IO	tb sbi	AD[1]	Address / Data bit 1
178	IO	tb sbi	AD[2]	Address / Data bit 2
179	IO	tb sbi	AD[3]	Address / Data bit 3
180			VSS	Power 0 V
181	I	tb scap	MASTER_CIK	System Master clock
182			VDD	Power 3.3 V
183	ID	tb sin	SIF_TST_RAM	Ram self test
184	ID	tb sin	SCAN_EN	Enable scan test
185			VDD	Power 3.3 V
186	IO	tb sbi	AD[4]	Address / Data bit 4
187	IO	tb sbi	AD[5]	Address / Data bit 5
188	IO	tb sbi	AD[6]	Address / Data bit 6
189	IO	tb sbi	AD[7]	Address / Data bit 7
190			VSS	Power 0 V
191	I	tb sin	AD[8]	Address / Data bit 8
192	I	tb sin	AD[9]	Address / Data bit 9
193	I	tb sin	AD[10]	Address / Data bit 10
194	I	tb sin	AD[11]	Address / Data bit 11
195			VDD	Power 3.3 V
196	I	tb sin	notWR	Write enable
197	I	tb sin	notRD	Read enable
198	I	tb sin	AIE	Address Latch Enable
199	OD	tb s out	notInterrupt	Interrupt request O / P

M TC-20126

Pin		BS cell	Name	Function
no	Type	BS type		
200			VSS	Power 0 V
201	OZ	tbso ut	RDY	Ready
202	I	tb sin	EXT_INT	External int request I/ P
203	I	tb sin	CID[1]	Chip id 1
204	I	tb sin	CID[0]	Chip id 0
205			VDD	Power 3.3 V
206	I	tb sin	no tCS	Chip Select
207			NC	
208			NC	

Electrical, Physical and Environmental Characteristics

Maximum Ratings

Absolute maximum ratings are those parameter limits above which permanent damage to the integrated circuit may occur. It is not allowed to apply more than one of these conditions simultaneously.

Table 2: Maximum Ratings

Absolute maximum ratings						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{DD} to V_{SS}	Supply voltage	All voltages are referenced to V_{SS}	-0.4		5	V
V_{IN}	Input voltage		-0.5		$V_{DD} + 0.5$	V
V_{OUT}	Output voltage		-0.5		$V_{DD} + 0.5$	V
I	DC current drain per I/O pin				50	mA
I	DC current drain V_{DD} / V_{SS} pin				75	mA
T_{stg}	Storage temperature		-65		150	°C
T_L	Soldering lead temperature	10 seconds soldering			300	°C

Transient Energy Capabilities

ESD

The MTC-20126 is compliant with the AICATEL standard 1 AB 00000 0043 Q TZZA, with a limit voltage of 1500 V, and with AICATEL standard 1 AB 00000 0044 Q TZZA, with a limit voltage of 250 V.

1.1. Latch-up

The MTC-20126 is compliant with the AICATEL standard 1 AB 00000 0046 Q TZZA, with a limit current of 100 mA.

Recommended Operating Conditions

Table 3: Operating Conditions

Recommended Operating Conditions						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{DD} to V_{SS}	Supply voltage		3.15	3.3	3.45	V
V_{IN} , V_{OUT}	Input voltage, Output voltage		V_{SS}		V_{DD}	V
T_J	Junction temperature		-25	85 †	110	°C
T_A	Ambient temperature		-25		85	°C
P_D	Power dissipation	See below			1	W

CMOS Input/ Output Generic Characteristics

All outputs on the MTC-20126 are CMOS-compatible.

All inputs on the MTC-20126 are CMOS-compatible, except where otherwise stated.

The values presented in the following table apply for all CMOS inputs and/or outputs unless specified otherwise.

Table 4: CMOS IO buffer generic characteristics

DC Electrical Characteristics $V_{SS} = 3.3 \text{ V} \pm 5\%$						
All voltages are referenced to V_{SS} , unless otherwise specified, positive current is towards the device						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{IH}	High level input voltage		$0.7 * V_{DD}$			V
V_{IL}	Low level input voltage				$0.3 * V_{DD}$	V
V_{OH}	High level output voltage	$I_{OUT} = -4 \text{ mA}$	$V_{DD} - 0.5$			V
V_{OL}	Low level output voltage	$I_{OUT} = 4 \text{ mA}$			0.5	V
I_{IN}	Input leakage current	$V_{IN} = V_{SS}, V_{DD}$	-10		10	μA
I_{OZ}	Tristate leakage current	$V_{IN} = V_{SS}, V_{DD}$	-10		10	μA
C_{IN}	Input capacitance	@ $f = 1 \text{ MHz}$			5	pF
I_{OD}	Dynamic output current	$V_{OD} = 2.3 \text{ V}$	-80			mA
I_{OH}		$V_{OH} = 1 \text{ V}$	80			mA
C_{OUT}	Output capacitance (also bidirectional and tristate drivers)	@ $f = 1 \text{ MHz}$			7	pF

Mechanical Data

The device is housed in a 208 pins Quad-Flat Package compliant with the Alcatel specifications PB026a 3/96 Package Handbook. Looking at the package with cavity facing up and the marked corner in the upper left corner, pin 1 is located on the top of the left side; pin numbers increase counter-clockwise.

2. Quality Insurance and Reliability

Inspection Requirements

Integrated circuits supplied to AIC ATEL shall be subjected to and shall pass the Qualification Approval, Quality Conformance and Inspection Test Requirements detailed in the AIC ATEL standards:

- 1 AB 00000 0014 QSZZA IC, qualification and quality conformance test specification;
- 1 AB 00000 0022 ASZZA General Requirements for the supply and inspection of component;
- 1 AB 00000 0085 ASZZA Technology Reliability Requirements;

if not specified in more detail in other agreed documents.

Device Life Requirements

The life requirements for this component is 25 years under benign conditions (75% RH average, 90% RH for max. 30 days per year, ambient temperature T=40 °C average, T=70 °C maximum, 60% confidence level).

The failure rate shall be:

- a) up to 3000 h operation $\leq 0.2\%$;
- b) from 3000 h to 25 years operation $\leq 200 \cdot 10^{-9}$ failures/comph.

3. Physical Interfaces

Legend used throughout this chapter:

I	=	normal Input
IU	=	Input with pull-up resistance
ID	=	Input with pull-down resistance
O	=	normal output (only tri-state for test purposes)
OZ	=	tristatable output
O-OD	=	Open Drain Output
O-OS	=	Open Source Output
IO	=	input / output
IO-PU	=	input / Tri-state Push-pull output with pull-up resistance
IO-OD	=	Input / Open Drain Output
ISC	=	Schmitt Trigger Input (for reset)
BS cell	=	Boundary-Scan cell
I	=	Input cell
O	=	Output cell
B	=	Bidirectional cell
C	=	Capture cell

All outputs use CMOS levels.

All inputs use CMOS levels, except where otherwise stated.

Note: All ports that do not transport useful data will be put at a constant level (either 'high' or 'low').

I* -bus Interface

Pins & Functional Description

All I* inputs use TTL levels.

Table 5: General I* interface signals

Name	Type	Function
ICLKIN	I	Clock for I* bus operation
ICLKOUT	O	Buffered version of ICLKIN
ILIMAD[4:2]	I	IIM Address, the pins have another meaning when the ATM 25 Mbps mode is used. ILIMAD[1:0] output buffers are disabled when in I* mode.
ILIMAD[1:0]	IOZ	
ITFMODE	I	Interface mode (high level = I* interface enabled)
NTno dT	I	Enables/ disables Network Termination mode

Table 6: Receive and transmit pins

Name	Type	Function
IRXDATA[7:0]	I	Receive Data Bus
ITXDATA[7:0]	OZ	Transmit Data Bus

Table 7: Access pins

Name	Type	Function
IUCS	I	Upstream Cell Synchronization
IDC/ UAS	IOZ	Downstream Cell Synchronization and idle cell indication/ Upstream Access Start
IUAF	I	Upstream Access Flag Input, also used for ULAA signal
no dUAAI	I	Upstream Access Arbitration, input
IUA AO	OS	Upstream Access Arbitration, output
no dUOE	OD	Upstream Output Enable (active low)
IBDCI	I	Board Daisy Chain, input
IBDCO	O	Board Daisy Chain, output

MTC-20126

Depending on the mode of operation on the P* bus (either LT or NT mode), the pinning on the P* interface have different signal definition.

The correspondence with the P* specification definition of the paragraph 'The ATM interface (P* interface)' is provided in the following table:

Table 8: Signal definition for the NT or LT mode of the MTC-20126

MTC-20126 in LT mode	Type	MTC-20126 in NT mode	Type	MTC-20126 pinning	Type
Receive					
IDDATA[7:0]	I	IUDATA[7:0]	I	IRXDATA[7:0]	I
Transmit					
IUDATA[7:0]	O	IDDATA[7:0]	O	ITXDATA[7:0]	O
Access					
IUCS	I	IUCS	I	IUCS	I
IDC/ UAS	I	IDC/ UAS	O	IDC/ UAS	IO
IULAA	I	IUAF	I	IUAF	I
no tIUAAI	I	--		no tIUAAI	I
IUA AO	OS	--		IUA AO	OS
no tIUOE	OD	--		no tIUOE	OD
General					
IIMAD[4:0]	I	--		IIMAD[4:0]	I

Modem Interface

There are two modem interfaces, one for the Fast, the other for the Interleaved streams.

Pins & Functional Description


Table 9: Stream to modem

Name	Type	Function
SIT_DATA_I,F[1:0]	O	Modem data out, I & F
SIT_REQ_I,F	I	Modem out Byte Request, I & F

Table 10: Stream from modem

Name	Type	Function
SIR_DATA_I,F[1:0]	I	Modem data in, I & F
SIR_VAL_I,F	I	Modem data in valid indication, I & F

Dynamic Characteristics



Modem interface, AC Electrical Characteristics						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
T_{per}	Clock Period		28	40.69		ns
T_s	Setup		3			ns
T_h	Hold		14			ns
T_d	Data delay	20 pF load	3		17	ns

Microprocessor Interface

Pins & Functional Description

Note: See also the microprocessor support part of the glue logic, especially no tBEI carries bit [0] of internal address. Also internal address bits [8:1] are carried on $\text{AD}[9:2]$, note the one bit shift due to the Intel i960™ memory model

Name	Type	Function
$\text{AD}[11:8]$	I	Address (MTC-20126 returns 8 bits data)
$\text{AD}[7:0]$	IO	Multiplexed Address/ Data
AIE	I	Address Latch Enable
RDY	OZ	Ready signal
no tInterrupt	OD	Interrupt (Active low by default)
no tCS	I	Chip Select (Active low)
no tWR	I	Write access (Active low)
no tRD	I	Read access (Active low)

Dynamic Characteristics




Fig. 6: Write access (microprocessor writes data into MTC-20126)




Fig. 7: Read access (microprocessor reads data from MTC-20126)

Microprocessor interface, AC Electrical Characteristics						
Time referenced at pins, internal timing slightly different due to combinational logic						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
T_{per}	Clock Period		28	40.69		ns
T_{saa}	Setup address (AD[11:2] and no tBEl) to ALE down		11			ns
T_{haa}	Hold address (AD[11:2] and no tBEl) after ALE down		11			ns
T_{dcw}	Delay no tCS down to no tWR down		0			ns
T_{sdc}	Setup data to (no tCS/ no tWR) down		0			ns
T_{zwr}	RDY low and driven after (no tCS/ no tWR) down				15	ns
T_{wrz}	RDY high z after (no tCS/ no tWR) up				15	ns
T_{rr}	Low pulse of RDY (master clock at nominal frequency)				800	ns
T_{hdw}	Hold data after (no tCS/ no tWR) up		0			ns
T_{hwr}	Hold (no tCS/ no tWR) after RDY up		0			ns
T_{dcr}	Delay no tCS down to no tRD down		0			ns
T_{drz}	Data high z after (no tCS/ no tRD) up		3		15	ns
T_{hdr}	Hold data after (no tCS/ no tRD) up		3			ns
T_{zrr}	RDY low and driven after (no tCS/ no tRD) down				15	ns
T_{hrr}	Hold (no tCS/ no tRD) after RDY up		0			ns
T_{rrz}	RDY high z after (no tCS/ no tRD) up				15	ns

Glue Logic

Pins & Functional Description

Table 11: Watchdog timer

Name	Type	Function
notWDTO	O	Watchdog timeout

Table 12: General purpose registers

Name	Type	Function
LED[7:0]	O	LED control pins
STB_OK[1:0]	I	UART signal quality
ACT_MONN[1:0]	I	Generic input
CID[1:0]	I	Chip identity

Table 13: Board reset logic

Name	Type	Function
notBOARD_RESET[3:0]	O	Reset signals for external devices

Table 14: Temperature sensing

Name	Type	Function
TEMP	ISC	Temperature signal

Table 15: Remote inventory

Name	Type	Function
Inventory Inputs[1:0]	I	Data Inputs
Inventory Outputs[3:0]	OD	Clock, Control and Data Outputs

Table 16: Interrupt concentration

Name	Type	Function
EXT_INT	I	External Interrupt Input

Table 17: Micropocessor support

Name	Type	Function
PClk	I	Microprocessor master clock
AD[31:29],AD[22:18]	I	Address (MTC-20126 returns 8 bits data)
no tRDYRCV	IO-O D	Ready/ Recover signal (Active low)
no tADS	I	Address Data Strobe
W / no tR	I	Write/ no tRead, access direction
no tBE[3:0]	I	Byte Enable
no tBLAST	I	Burst Last
no tCS[7:2]	O	Select signals (Active low), to other chips
no tMEM_O E	O	Memory Output Enable
no tEPRO M_W E[3:0]	O	EPRO M Write Enable
MUXCTL	O	Mux Control, Row or Column address
no tRAS[1:0]	O	Row Address Strobe
no tDRAM_W E	O	DRAM Write Enable
no tC AS[3:0]	O	Column Address Strobe

† there are no no tCS[1:0], they are replaced by the no tRAS[1:0]

Most timings are synchronous with the PClk rising edge, except MUXCTL Priority inputs are defined by setup and hold and outputs by minimum and maximum delay against the clock edge.

Modem Interface, AC Electrical Characteristics						
Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
T _s	Setup		5			ns
T _h	Hold		3			ns
T _{d1}	Delay, light load	20 pF	3		17	ns
T _{d2}	Delay, high load	100 pF	5		25	ns
T _{d3}	Delay, light load, no tEPRO M_W Ex (special case)	20 pF	3		25	ns

UART Interfaces

Pins & Functional Description

Name	Type	Function
SIN[1:0]	I	Serial line input
SOUT[1:0]	O	Serial line output

System Clock

The MTC-20126 receives its Master Clock from the MTC-20125 Modem, this clock is the reference clock for the modem interface and is dependent on the channel spacing for ADSL applications. For DHN applications,

the Master Clock comes from an undefined source (probably a master oscillator on the board).

Pins & Functional Description

Name	Type	Function
MasterCLK	I	System clock

Dynamic Characteristics

Symbol	Parameter	Minimum	Nominal	Maximum	Unit
T_{per}	Clock Period	14.153	20.345		nsec
t_r, t_f	Rise, fall time (10% - 90%)			2.5	nsec

Configuration Interface

Pins & Functional Description

Name	Type	Function
nothARD-RESET	ISC	RESET pin
SLF_TST_RAM	ID	self test of internal RAM blocks

Remark: The V_{IH} (Minimum high level input voltage) for the Reset pin is 2.4 Volt (instead of $0.7 * V_{DD}$).

Test Access Port

Pins & Functional Description

Name	Type	Function
TCK	IU	Test Clock
TDI	IU	Test Data In
TDO	OZ	Test Data Out
TMS	IU	Test Mode
TRST	ID	Test Reset (active low)
SCAN_EN	ID	Test Scan Enable

Dynamic Characteristics

The signals entering the device will be sampled at the rising edge of TCK, whilst the outgoing signals will change at the falling edge.

Maximum Boundary Scan operating frequency is 10 MHz.

Symbol	Parameter	Minimum	Nominal	Maximum	Unit
t_r, t_f	Rise, Fall Time (10% - 90%)			2.5	nsec

All parameters are specified for a 15 pF load capacitance.

M TC-20126

This document contains information on a new product. Alcatel Mietec reserves the right to make changes in specifications at any time and without notice.

The information furnished by Alcatel Mietec in this document is believed to be accurate and reliable. However, no responsibility is assumed by

Alcatel Mietec for its use, nor for any infringements of patents or other rights of third parties resulting from its use. No licence is granted under any patents or patent rights of Alcatel Mietec.

Alcatel Mietec Sales Offices

Arabellastraße 4
81925 München
DEUTSCHLAND

Centennial Court
Easthampstead Road
Bracknell - Berkshire
RG12 1YQ / UK

10, rue Latécoère
B.P. 57
78140 Vélizy Cédex
FRANCE

Via Magenta 44/A
10128 Torino
ITALY

270 E. Brokaw Rd
San Jose
CA 95112
USA

Tel (089) 920 07 70
Fax (089) 910 15 59

Tel (1344) 30 03 11
Fax (1344) 30 07 97

Tel (1) 46 32 53 86
Fax (1) 46 32 55 68

Tel (011) 56 11 550
Fax (011) 53 39 02

Tel. (408) 441 1590
Fax: (408) 441 6251

Marketing & Design Centre Headquarters

Rakestraat 62
1130 Brussels
BELGIUM

Tel (02) 728 18 11
Fax (02) 726 42 15

e-mail: info@mietec.be

Mietec Manufacturing Centre

Westerring 15
9700 Oudenaarde
BELGIUM

Tel (055) 33 22 11
Fax (055) 31 81 12

