

### **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

### **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

January 1994

### Features

- -1.0A and -0.8A, -80V and -100V
- $r_{DS(ON)} = 0.6\Omega$  and  $0.8\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance

### Description

The IRFD9120 and IRFD9123 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are p-channel enhancement-mode silicon-gate field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFD types are supplied in the 4-Pin dual-in-line plastic package.


### Package

4-PIN DUAL-IN-LINE  
TOP VIEW



### Terminal Diagram

P-CHANNEL ENHANCEMENT MODE



### Absolute Maximum Ratings ( $T_C = 25^\circ\text{C}$ ) Unless Otherwise Specified


	IRFD9120	IRFD9123	UNITS	
Drain-Source Voltage (1) .....	$V_{DS}$	-100	-80	V
Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ ) (1) .....	$V_{DGR}$	-100	-80	V
Continuous Drain Current				
$T_C = 25^\circ\text{C}$ .....	$I_D$	-1.0	-0.8	A
Pulsed Drain Current (3) .....	$I_{DM}$	-8.0	-6.4	A
Gate-Source Voltage .....	$V_{GS}$	$\pm 20$	$\pm 20$	V
Maximum Power Dissipation .....	$P_D$	1.0	1.0	W
(See Figure 13)				
Linear Derating Factor .....		0.008	0.008	W/ $^\circ\text{C}$
(See Figure 13)				
Single Pulse Avalanche Energy Rating (4) .....	$E_{as}$	370	370	mJ
Operating and Storage Junction .....	$T_J, T_{STG}$	-55 to +150	-55 to +150	$^\circ\text{C}$
Temperature Range				
Maximum Lead Temperature for Soldering .....	$T_L$	300	300	$^\circ\text{C}$
(0.063" (1.6mm) from case for 10s)				

#### NOTES:

1.  $T_J = +25^\circ\text{C}$  to  $+150^\circ\text{C}$
2. Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$
3. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
4.  $V_{DD} = 25\text{V}$ , Start  $T_J = +25^\circ\text{C}$ ,  $L = 555\text{mH}$ ,  $R_G = 25\Omega$ , Peak  $I_L = 1.0\text{A}$   
(See Figures 14 and 15)

## Specifications IRFD9120, IRFD9123

**Electrical Characteristics**  $T_C = +25^\circ\text{C}$ , Unless Otherwise Specified

CHARACTERISTIC	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
Drain-Source Breakdown Voltage IRFD9120	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = -250μA	-100	-	-	V
IRFD9123			-80	-	-	V
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250μA	-2.0	-	-4.0	V
Gate-Source Leakage Forward	I <sub>GSS</sub>	V <sub>GS</sub> = -20V	-	-	-500	nA
Gate-Source Leakage Reverse	I <sub>GSS</sub>	V <sub>GS</sub> = 20V	-	-	500	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = Max Rating, V <sub>GS</sub> = 0V	-	-	-250	μA
		V <sub>DS</sub> = Max Rating x 0.8, V <sub>GS</sub> = 0V, T <sub>C</sub> = +125°C	-	-	-1000	μA
On-State Drain Current (Note 2) IRFD9120	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON)</sub> x r <sub>DS(ON)</sub> Max, V <sub>GS</sub> = -10V	-1.0	-	-	A
			IRFD9123	-0.8	-	-
Static Drain-Source On-State Resistance (Note 2) IRFD9120	r <sub>DS(ON)</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -0.8A	-	0.5	0.6	Ω
			IRFD9123	-	0.6	0.8
Forward Transconductance (Note 2)	g <sub>fs</sub>	V <sub>DS</sub> < 50V, I <sub>D</sub> = -0.8A	0.8	1.2	-	S(Ω)
Input Capacitance	C <sub>iSS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = -25V, f = 1.0MHz	-	300	-	pF
Output Capacitance	C <sub>OSS</sub>	See Figure 9	-	200	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	50	-	pF
Turn-On Delay Time	t <sub>d(ON)</sub>	V <sub>DD</sub> = 0.5, I <sub>D</sub> = 1.0A, R <sub>G</sub> = 9.1Ω	-	25	50	ns
Rise Time	t <sub>r</sub>	See Figure 16. (MOSFET switching times are essentially independent of operating temperature.)	-	50	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>		-	50	100	ns
Fall Time	t <sub>f</sub>		-	50	100	ns
Total Gate Charge (Gate-Source + Gate-Drain)	Q <sub>g</sub>	V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A, V <sub>DS</sub> = 0.8 Max Rating. See Figure 17 for test circuit.	-	16	20	nC
Gate-Source Charge	Q <sub>gs</sub>	(Gate charge is essentially independent of operating temperature.)	-	9	-	nC
Gate-Drain ("Miller") Charge	Q <sub>gd</sub>		-	7	-	nC
Internal Drain Inductance	L <sub>D</sub>	Measured from the drain lead, 2.0mm (0.08") from header to center of die	-	4.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the source lead, 2.0mm (0.08") from header to source bonding pad.	-	6.0	-	nH
						
Junction-to-Ambient	R <sub>θJA</sub>	Typical socket mount	-	-	120	°C/W

5  
P-CHANNEL  
POWER MOSFETS

### Source Drain Diode Ratings and Characteristics

Continuous Source Current (Body Diode)	I <sub>S</sub>	Modified MOSFET symbol showing the integral reverse P-N junction rectifier.	-	-	-1.0	A
Pulse Source Current (Body Diode) (Note 3)	I <sub>SM</sub>		-	-	-8.0	A
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	T <sub>C</sub> = +25°C, I <sub>S</sub> = -1.0A, V <sub>GS</sub> = 0V	-	-	-1.5	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = -4.0A, dI <sub>F</sub> /dt = 100A/μs	-	150	-	ns
Reverse Recovered Charge	Q <sub>RR</sub>	T <sub>J</sub> = +150°C, I <sub>F</sub> = -4.0A, dI <sub>F</sub> /dt = 100A/μs	-	0.9	-	μC
Forward Turn-on Time	t <sub>ON</sub>	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L <sub>S</sub> + L <sub>D</sub> .	-	-	-	-

NOTES: 1. T<sub>J</sub> = +25°C to +150°C  
2. Pulse Test: Pulse width ≤ 300μs,  
Duty Cycle ≤ 2%

3. Repetitive Rating: Pulse width limited by max.  
junction temperature. See Transient Thermal  
Impedance Curve (Figure 5)

4. V<sub>DD</sub> = 25V, Start T<sub>J</sub> = +25°C, L = 555mH,  
R<sub>G</sub> = 25Ω, Peak I<sub>L</sub> = 1.0A (See Figures 14  
and 15)

IRFD9120, IRFD9123




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Typical transconductance vs. drain current.




Fig. 6 - Typical source-drain diode forward voltage.

92GS:44168

# IRFD9120, IRFD9123




Fig. 7 - Breakdown voltage vs. temperature.




Fig. 8 - Normalized on-resistance vs. temperature.




Fig. 9 - Typical capacitance vs. drain-to-source voltage.




Fig. 10 - Typical gate charge vs. gate-to-source voltage.




Fig. 11 - Typical on-resistance vs. drain current.




Fig. 12 - Maximum drain current vs. case temperature.

**5**  
**P-CHANNEL**  
**POWER MOSFETS**

# IRFD9120, IRFD9123




Fig. 13 - Power vs. temperature derating curve.




Fig. 14 - Unclamped inductive test circuit.




Fig. 15 - Unclamped inductive waveforms.




Fig. 16 - Switching time test circuit.




Fig. 17 - Gate charge test circuit.