

HD74HC283 ● 4-bit Binary Full Adder

The sum (Σ) outputs are provided for each bit and the resultant carry (C_4) is obtained from the fourth bit. This adder features full internal look ahead across all four bits. This provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation. The adder logic, including the carry, is implemented in its true for meaning that the end-around carry can be accomplished without the need for logic or level inversion.

FEATURES

- High Speed Operation: $t_{pd}=19\text{ns typ. } (C_L=50\text{pF})$
- High Output Current: Fanout of 10 LSTTL Loads
- Wide Operating Voltage: $V_{cc}=2\sim 6\text{V}$
- Low Input Current: $1\mu\text{A max.}$
- Low Quiescent Supply Current: $I_{cc}(\text{static})=4\mu\text{A max. } (T_a=25^\circ\text{C})$


FUNCTION TABLE

Inputs				Outputs							
				When $C_0=L$		When $C_1=L$		When $C_1=H$		When $C_2=H$	
A_1	B_1	A_2	B_2	Σ_1	Σ_2	C_2	Σ_3	Σ_4	C_4		
L	L	L	L	L	L	L	L	L	L		
H	L	L	L	H	L	L	L	H	L		
L	H	L	L	H	L	L	L	H	L		
H	H	L	L	L	H	L	H	H	L		
L	L	H	L	L	H	L	H	H	L		
H	L	H	L	H	H	L	L	L	H		
L	H	H	L	H	H	L	L	L	H		
H	H	H	L	L	L	H	H	L	H		
L	L	L	H	L	H	L	H	H	L		
H	L	L	H	H	H	L	L	L	H		
L	H	L	H	H	H	L	L	L	H		
H	H	L	H	L	L	H	H	L	H		
L	L	H	H	L	L	H	H	L	H		
H	L	H	H	H	L	H	L	L	H		
L	H	H	H	H	L	H	L	H	H		
H	H	H	H	L	H	H	H	H	H		


H; high level, L; low level

Notes) Input conditions at $A_1, B_1, A_2, B_2,$ and C_0 are use to determine outputs Σ_1 and Σ_2 and the value of the internal carry C_1 . The values at $C_1, A_3, B_3, A_4,$ and B_4 are then used to determine outputs $\Sigma_3, \Sigma_4,$ and C_4 .

PIN ARRANGEMENT



BLOCK DIAGRAM



HD74HC283

DC CHARACTERISTICS

Item	Symbol	V _{CC} (V)	Test Conditions	T _a = 25°C			T _a = -40 ~ +85°C		Unit		
				min	typ	max	min	max			
Input Voltage	V _{IH}	2.0		1.5	—	—	1.5	—	V		
		4.5		3.15	—	—	3.15	—			
		6.0		4.2	—	—	4.2	—			
	V _{IL}	2.0		—	—	0.5	—	0.5	V		
		4.5		—	—	1.35	—	1.35			
		6.0		—	—	1.8	—	1.8			
Output Voltage	V _{OH}	2.0	V _{OL} = V _{IH} or V _{IL}	I _{OH} = -20μA		1.9	2.0	—	1.9	—	V
		4.5		4.4	4.5	—	4.4	—			
		6.0		5.9	6.0	—	5.9	—			
		4.5		I _{OH} = -4mA		4.18	—	—	4.13	—	
		6.0		I _{OH} = -5.2mA		5.68	—	—	5.63	—	
		6.0		I _{OH} = -5.2mA		5.68	—	—	5.63	—	
	V _{OL}	V _{OL} = V _{IH} or V _{IL}	I _{OL} = 20μA		—	0.0	0.1	—	0.1	V	
			4.5	—	0.0	0.1	—	0.1			
			6.0	—	0.0	0.1	—	0.1			
			4.5	I _{OL} = 4mA		—	—	0.26	—		0.33
			6.0	I _{OL} = 4mA		—	—	0.26	—		0.33
			6.0	I _{OL} = 5.2mA		—	—	0.26	—		0.33
Input Current	I _{ii}	6.0	V _{ii} = V _{CC} or GND	—	—	±0.1	—	±1.0	μA		
Quiescent Supply Current	I _{CC}	6.0	V _{ii} = V _{CC} or GND, I _{ii} = 0μA	—	—	4.0	—	40	μA		

AC CHARACTERISTICS (C_L = 50pF, Input t_r = t_f = 6ns)

Item	Symbol	V _{CC} (V)	Test Conditions	T _a = 25°C			T _a = -40 ~ +85°C		Unit
				min	typ	max	min	max	
Propagation Delay Time	t _{PLH} t _{PHL}	2.0	C _B to Σ.	—	—	150	—	190	ns
		4.5		—	19	30	—	38	
		6.0		—	—	26	—	33	
	t _{PLH} t _{PHL}	A, or B, to Σ.	2.0	—	—	150	—	190	ns
			4.5	—	19	30	—	38	
			6.0	—	—	26	—	33	
	t _{PLH} t _{PHL}	C _B to C _i	2.0	—	—	150	—	190	ns
			4.5	—	19	30	—	38	
			6.0	—	—	26	—	33	
	t _{PLH} t _{PHL}	A, or B, to C _i	2.0	—	—	150	—	190	ns
			4.5	—	19	30	—	38	
			6.0	—	—	26	—	33	
Output Rise/Fall Time	t _{TLH} t _{TML}	2.0		—	—	75	—	95	ns
		4.5		—	5	15	—	19	
		6.0		—	—	13	—	16	
Input Capacitance	C _i	—		—	5	10	—	10	pF