

MM54C922/MM74C922 16-Key Encoder MM54C923/MM74C923 20-Key Encoder

General Description

These CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have on-chip pullup devices which permit switches with up to 50 k Ω on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two-key rollover is provided between any two switches.


An internal register remembers the last key pressed even after the key is released. The TRI-STATE® outputs provide for easy expansion and bus operation and are LPTTL compatible.

Features

- 50 kΩ maximum switch on resistance
- On or off chip clock
- On-chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- TRI-STATE outpust LPTTL compatible

Wide supply range

Low power consumption



©1995 National Semiconductor Corporation TL/F/603

RRD-B30M105/Printed in U. S. A.


MM54C922/MM74C922 16-Key Encoder, MM54C923/MM74C923 20-Key Encodei


3V to 15V


July 1993

please d	//Aerospace specified devices are contact the National Semiconduct stributors for availability and specifi	or Sales	Storage Temp Power Dissipa Dual-In-Line		-	- 65°C to -	+ 150°C 700 mW
Voltage at	• •		Small Outlin				500 mW
•	Temperature Range		Operating V _C				/ to 15V
1 0		o +125°C	V _{CC}	Jilango			18V
		to +85°C		atura			100
				10 seconds)			260°C
Symbol	ectrical Characteristics Parameter		apply across tem	perature range u Min	Inless otherv	vise specif Max	fied Units
смоя то							
$\frac{V_{T+}}{V_{T+}}$	Positive-Going Threshold Voltage	$V_{\rm CC} = 5V, I_{\rm I}$		3.0	3.6	4.3	v
v⊤+	at Osc and KBM Inputs	$V_{CC} = 5V, II$ $V_{CC} = 10V,$		6.0	5.0 6.8	4.3 8.6	v v
	at Osc and RBM inputs	$V_{CC} = 10V,$ $V_{CC} = 15V,$		9.0	10	12.9	v
.,							-
V_{T-}	Negative-Going Threshold Voltage	$V_{CC} = 5V, I_{I}$		0.7	1.4	2.0	
	at Osc and KBM Inputs		$I_{\rm IN} \ge 1.4 \rm mA$	1.4	3.2	4.0	
		$V_{\rm CC} = 15V,$	'IN ≥ 2.1 ma	2.1	5	6.0	V
V _{IN(1)}	Logical "1" Input Voltage,	$V_{CC} = 5V$		3.5	4.5		V
	Except Osc and KBM Inputs	$V_{\rm CC} = 10V$		8.0	9		V
		$V_{\rm CC} = 15V$		12.5	13.5		V
VIN(0)	Logical "0" Input Voltage,	$V_{CC} = 5V$			0.5	1.5	V
	Except Osc and KBM Inputs	$V_{\rm CC} = 10V$			1	2	V
		$V_{\rm CC} = 15V$			1.5	2.5	V
I _{rp}	Row Pull-Up Current at Y1, Y2,	$V_{\rm CC} = 5V, V$	$V_{\rm IN}=0.1~V_{\rm CC}$		-2	-5	μA
۰P	Y3, Y4 and Y5 Inputs	$V_{\rm CC} = 10V$			-10	-20	, μΑ
		$V_{CC} = 15V$			-22	-45	μA
V _{OUT(1)}	Logical "1" Output Voltage	$V_{\rm CC} = 5V, I_{\rm C}$	$h = -10 \mu A$	4.5			V
001(1)			$I_{O} = -10 \mu A$	9			V
			$I_0 = -10 \mu A$	13.5			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{\rm CC} = 5V, I_{\rm C}$				0.5	V
001(0)		$V_{\rm CC} = 10V,$				1	v
		$V_{CC} = 15V,$				1.5	V
Ron	Column "ON" Resistance at	$V_{CC} = 5V, V$	· · ·		500	1400	Ω
011	X1, X2, X3 and X4 Outputs	$V_{\rm CC} = 10V,$	•		300	700	Ω
		$V_{\rm CC} = 15V,$			200	500	Ω
Icc	Supply Current	$V_{\rm CC} = 5V$	0		0.55	1.1	mA
100	Osc at 0V, (one Y low)	$V_{CC} = 10V$			1.1	1.9	mA
		$V_{CC} = 15V$			1.7	2.6	mA
I _{IN(1)}	Logical "1" Input Current	$V_{\rm CC} = 15V,$	V _{IN} = 15V				
	at Output Enable				0.005	1.0	μΑ
I _{IN(0)}	Logical "0" Input Current at Output Enable	$V_{\rm CC} = 15V,$	$V_{IN} = 0V$	-1.0	-0.005		μA
CMOS/LP	TTL INTERFACE						
V _{IN(1)}	Logical "1" Input Voltage, Except Osc and KBM Inputs	54C, V _{CC} = 74C, V _{CC} =		$V_{CC} - 1.5$ $V_{CC} - 1.5$			v v
V _{IN(0)}	Logical "0" Input Voltage, Except Osc and KBM Inputs	54C, V _{CC} = 74C, V _{CC} =	4.5V			0.8 0.8	V V
V _{OUT(1)}	Logical "1" Output Voltage	54C, V _{CC} =				0.0	
- 001(1)		$ 0+0, v_{CC} - _0 = -$		2.4			V
		74C, V _{CC} = I _O = -	4.75V	2.4			v
V _{OUT(0)}	Logical "0" Output Voltage	54C, V _{CC} =	4.5V			0.4	v
			360 µA			U. 7	`
		74C, V _{CC} = I _O = -				0.4	v

Symbol	Parameter	Conditions	Min	Ту	/p	Max	Units
OUTPUT D	RIVE (See 54C/74C Family Ch	aracteristics Data Sheet) (Shor	Circuit Cu	rrent)			
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5V, V_{OUT} = 0V,$ $T_A = 25^{\circ}C$	-1.75	-:	3.3		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 10V, V_{OUT} = 0V,$ $T_A = 25^{\circ}C$	-8	-15			mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5V, V_{OUT} = V_{CC},$ $T_A = 25^{\circ}C$	1.75	3.6			mA
ISINK	Output Sink Current (N-Channel)	$\label{eq:VCC} \begin{array}{l} V_{CC} = 10V, V_{OUT} = V_{CC}, \\ T_A = 25^\circ C \end{array}$	8	1	6		mA
AC Ele	ctrical Characteristi	\mathbf{CS}^* T _A = 25°C, C _L = 50 pF, u	nless other	wise notec	i		
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _{pd0} , t _{pd1}	Propagation Delay Time to Logical "0" or Logical "1" from D.A.	$C_L = 50 \text{ pF} (Figure 1)$ $V_{CC} = 5V$ $V_{CC} = 10V$ $V_{CC} = 15V$			60 35 25	150 80 60	ns ns ns
t _{0H} , t _{1H}	Propagation Delay Time from Logical "0" or Logical "1" into High Impedance State			80 65 50	200 150 110	ns ns ns	
t _{H0} , t _{H1}	Propagation Delay Time from High Impedance State to a Logical "0" or Logical "1"	$ \begin{array}{c} {\sf R}_{\sf L} = 10{\sf k}, {\sf C}_{\sf L} = 50 \; {\sf pF} {\it f} \\ {\sf V}_{\sf CC} = 5{\sf V}, {\sf R}_{\sf L} = 10{\sf k} \end{array} $		100	250	ns	
	Logical o ol Logical I	$V_{CC} = 10V, C_{L} = 50 \text{ pF}$ $V_{CC} = 15V$			55 40	125 90	ns
CIN		V _{CC} = 10V, C _L = 50 pF V _{CC} = 15V Any Input (Note 2)					ns
COUT *AC Parameter Note 1: "Absol they are not m operation.	Input Capacitance TRI-STATE Output Capacitar rs are guaranteed by DC correlated testin tute Maximum Ratings" are those values	V _{CC} = 15V Any Input (Note 2) Any Output (Note 2)	not be guarant		40 5 10 for "Operat	90 7.5	ns pF pF ure Range
Note 1: "Absol they are not m operation. Note 2: Capac	Input Capacitance TRI-STATE Output Capacitar rs are guaranteed by DC correlated testin lute Maximum Ratings'' are those values eeant to imply that the devices should be itance is guaranteed by periodic testing. ing Time Waveform	V _{CC} = 15V Any Input (Note 2) nce Any Output (Note 2) ng. beyond which the safety of the device can be operated at these limits. The table of "to operate the safety of	not be guarant	acteristics'' p V OUTPUT ENABLE	40 5 10 for "Operat rovides cor	90 7.5	ns pF pF ure Range
C _{OUT} *AC Parameter Note 1: "Absol they are not m operation. Note 2: Capac Switch	Input Capacitance TRI-STATE Output Capacitar rs are guaranteed by DC correlated testi fute Maximum Ratings" are those values leant to imply that the devices should be itance is guaranteed by periodic testing. Ing Time Waveform Vcc 0 Vcc 0	V _{CC} = 15V Any Input (Note 2) nce Any Output (Note 2) ng. beyond which the safety of the device can be operated at these limits. The table of "t S V T2 - T2	not be guarant Electrical Chara	Acteristics'' p V OUTPUT ENABLE NABLE	40 5 10 for "Operat rovides cor	90 7.5 ing Temperatinditions for ac	ns pF pF ure Range tual devic
C _{OUT} *AC Parameter Note 1: "Absol they are not m operation. Note 2: Capac Switch	Input Capacitance TRI-STATE Output Capacitar rs are guaranteed by DC correlated testin tute Maximum Ratings'' are those values leant to imply that the devices should be itance is guaranteed by periodic testing. Ing Time Waveform Vcc	V _{CC} = 15V Any Input (Note 2) nce Any Output (Note 2) ng. beyond which the safety of the device can be operated at these limits. The table of "to S	not be guarant Electrical Chara	Acteristics'' p V OUTPUT ENABLE NABLE	40 5 10 for "Operative rovides cor	90 7.5 ing Temperati nditions for ac	ns pF pF ure Range tual devic







Theory of Operation

The MM74C922/MM74C923 Keyboard Encoders implement all the logic necessary to interface a 16 or 20 SPST key switch matrix to a digital system. The encoder will convert a key switch closer to a 4(MM74C922) or 5(MM74C923) bit nibble. The designer can control both the keyboard scan rate and the key debounce period by altering the oscillator capacitor, C_{OSE} , and the key bounce mask capacitor, C_{MSK} . Thus, the MM74C922/MM74C923's performance can be optimized for many keyboards.

The keyboard encoders connect to a switch matrix that is 4 rows by 4 columns (MM74C922) or 5 rows by 4 columns (MM74C923). When no keys are depressed, the row inputs are pulled high by internal pull-ups and the column outputs sequentially output a logic "0". These outputs are open drain and are therefore low for 25% of the time and otherwise off. The column scan rate is controlled by the oscillator input, which consists of a Schmitt trigger oscillator, a 2-bit counter, and a 2-4-bit decoder.

When a key is depressed, key 0, for example, nothing will happen when the X1 input is off, since Y1 will remain high. When the X1 column is scanned, X1 goes low and Y1 will go low. This disables the counter and keeps X1 low. Y1 going


low also initiates the key bounce circuit timing and locks out the other Y inputs. The key code to be output is a combination of the frozen counter value and the decoded Y inputs. Once the key bounce circuit times out, the data is latched, and the Data Available (DAV) output goes high.


If, during the key closure the switch bounces, Y1 input will go high again, restarting the scan and resetting the key bounce circuitry. The key may bounce several times, but as soon as the switch stays low for a debounce period, the closure is assumed valid and the data is latched.


A key may also bounce when it is released. To ensure that the encoder does not recognize this bounce as another key closure, the debounce circuit must time out before another closure is recognized.

The two-key roll-over feature can be illustrated by assuming a key is depressed, and then a second key is depressed. Since all scanning has stopped, and all other Y inputs are disabled, the second key is not recognized until the first key is lifted and the key bounce circuitry has reset.


The output latches feed TRI-STATE, which is enabled when the Output Enable ($\overline{OE})$ input is taken low.











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications



Ĩ

Contents

Generic P/N 54C922

- General Description
- Features
- Datasheet
- <u>Package Availability, Models, Samples</u> & Pricing

General Description

These CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have on-chip pull-up devices which permit switches with up to 50 k Ohm on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two-key roll-over is provided between any two switches.

An internal register remembers the last key pressed even after the key is released. The TRI-STATE® outputs provide for easy expansion and bus operation and are LPTTL compatible.

Features

- 50 k Ohm maximum switch on resistance
- On or off chip clock
- On-chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- TRI-STATE outpust LPTTL compatible
- Wide supply range: 3V to 15V
- Low power consumption

Datasheet

Title	Size (in Kbytes)	Date	View Online	X Download	Receive via Email
MM54C922 16-Key Encoder MM54C923 20-Key Encoder	218 Kbytes	8-Jan-98	View Online	Download	Receive via Email
MM54C922 Mil-Aero Datasheet MNMM54C922-X	17 Kbytes		View Online	Download	Receive via Email

Please use <u>Adobe Acrobat</u> to view PDF file(s). If you have trouble printing, see <u>Printing Problems</u>.

Package Availability, Models, Samples & Pricing

Part Number	Pacl	kage	Status	Mod	els	Samples &	Budgetar	y Pricing	Std Pack	II PACKAGE II
	Туре	# pins		SPICE	IBIS	Electronic Orders	Quantity	\$US each		Marking
5962-8752101VA	Cerdip	18	Full production	N/A	N/A		50+	\$17.9000	tube of 20	[logo]¢Z¢S¢4¢A\$E MM54C922J/883Q¢M 5962-8752101VA

[Information as of 1-Sep-2000]

Quick Search	Parametric Search	<u>System</u> <u>Diagrams</u>	Product <u>Tree</u>	<u>Home</u>
			00 Certified . Priva	acy/Security
		Copyright © Nation	Preferences .	-