

MOS 65536-BIT DYNAMIC RANDOM ACCESS MEMORY

MB 8164N/E/H

RECEIVED
NOV
PRELIMINARY
SOURCE 2

S-32

ORIG

002482

JUL 1 4 1980

T-2482

FUJ

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

September 1978

The Fujitsu MB8164 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words.

The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.


Multiplexed row and column address inputs permit the MB8164 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MB8164 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-critical, and power supply tolerances

are very wide. All inputs are TTL compatible; the output is open drain.

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
 - 120 ns max. (MB 8164H)
 - 150 ns max. (MB 8164E)
 - 200 ns max. (MB 8164N)
- Cycle time,
 - 320 ns min. (MB 8164H)
 - 320 ns min. (MB 8164E)
 - 330 ns min. (MB 8164N)
- Low power: 250 mW active, 10mW standby (typical)
- 10% tolerance on +7 volt supply
- ± 0.5 volt tolerance on -2.5 volt supply
- All inputs TTL compatible, low capacitive load
- Open drain output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and




- two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V_{BB}	V_{IN} , V_{OUT}	-0.5 to +13	V
Voltage on V_{DD} supply relative to V_{SS}	V_{DD}	-0.5 to +9	V
$V_{BB} - V_{SS}$ ($V_{DD} - V_{SS} > 0V$)	-	0	V
Storage temperature	Tstg	-55 to +150	°C
Power dissipation	P_D	1.0	W
Short circuit output current	-	50	mA

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.


PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

PRELIMINARY

Fig. 1 – MB 8164 BLOCK DIAGRAM



CAPACITANCE

($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance $A_0 \sim A_7, D_{IN}$	C_{IN1}	—	5	pF
Input Capacitance $\overline{RAS}, \overline{CAS}, \overline{WE}$	C_{IN2}	—	10	pF
Output Capacitance D_{OUT}	C_{OUT}	—	7	pF

PRELIMINARY

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

Parameter	NOTES	Symbol	Min	Typ	Max	Unit	Operating Temperature
Supply Voltage	1	V_{DD}	6.3	7.0	7.7	V	0°C to +70°C
	1	V_{SS}	0	0	0	V	
	1	V_{BB}	-2.0	-2.5	-3.0	V	
Input High Voltage \overline{RAS} , \overline{CAS} , \overline{WE}	1	V_{IHC}	2.4	—	6.5	V	
Input High Voltage except \overline{RAS} , \overline{CAS} , \overline{WE}	1	V_{IH}	2.2	—	6.5	V	
Input Low Voltage, all inputs	1	V_{IL}	-1.0	—	0.8	V	


Notes:

- 1) All voltages are referenced to V_{SS} .

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
OPERATING CURRENT	I_{DD1}	—	50	mA
Average power supply current (\overline{RAS} , \overline{CAS} cycling; $t_{RC} = \text{min}$)	I_{BB1}	—	400	μA
STANDBY CURRENT	I_{DD2}	—	2.5	mA
Power supply current ($\overline{RAS} = \overline{CAS} = V_{IHC}$)	I_{BB2}	—	100	μA
REFRESH CURRENT	I_{DD3}	—	40	mA
Average power supply current (\overline{RAS} cycling, $\overline{CAS} = V_{IHC}$; $t_{RC} = \text{min}$)	I_{BB3}	—	400	μA
PAGE MODE CURRENT	I_{DD4}	—	30	mA
Average power supply current ($\overline{RAS} = V_{IL}$, \overline{CAS} cycling, $t_{PC} = \text{min}$)	I_{BB4}	—	400	μA
INPUT LEAKAGE CURRENT				
Input leakage current, any input ($V_{BB} = -2.5\text{V}$, $0\text{V} \leq V_{IN} \leq 7\text{V}$) all other pins not under test = 0V	I_{IL}	-10	10	μA
OUTPUT LEAKAGE CURRENT				
(Data out is disabled, $0\text{V} \leq V_{OUT} \leq 7.0\text{V}$)	I_{OL}	-10	10	μA
OUTPUT LEVELS				
Output low voltage ($I_{OL} = 12\text{mA}$)	V_{OL}	—	0.4	V



PRELIMINARY

DYNAMIC CHARACTERISTICS

NOTES 2, 3, 4

(Recommended operating conditions unless otherwise noted.)


Parameter	NOTES	Symbol	MB 8164N		MB8164E		MB8164H		Units
			Min	Max	Min	Max	Min	Max	
Time between Refresh		t _{REF}	—	2	—	2	—	2	ms
Random Read/Write Cycle Time		t _{RC}	330	—	320	—	320	—	ns
Read-Write Cycle Time		t _{RWC}	375	—	375	—	320	—	ns
Page Mode Cycle Time		t _{PC}	225	—	170	—	160	—	ns
Access Time from $\overline{\text{RAS}}$	5 7	t _{RAC}	—	200	—	150	—	120	ns
Access Time from $\overline{\text{CAS}}$	6 7	t _{CAC}	—	135	—	100	—	80	ns
Output Buffer Turn Off Delay		t _{OFF}	0	50	0	40	0	35	ns
Transition Time		t _T	3	50	3	35	3	35	ns
$\overline{\text{RAS}}$ Precharge Time		t _{RP}	120	—	100	—	100	—	ns
$\overline{\text{RAS}}$ Pulse Width		t _{RAS}	200	32000	150	32000	120	32000	ns
$\overline{\text{RAS}}$ Hold Time		t _{RSH}	135	—	100	—	80	—	ns
$\overline{\text{CAS}}$ Precharge Time		t _{CP}	80	—	60	—	60	—	ns
$\overline{\text{CAS}}$ Pulse Width		t _{CAS}	135	10000	100	10000	80	10000	ns
$\overline{\text{CAS}}$ Hold Time		t _{CSH}	200	—	150	—	120	—	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	8	t _{RCD}	35	65	30	50	25	40	ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time		t _{CRP}	0	—	0	—	0	—	ns
Row Address Set Up Time		t _{ASR}	0	—	0	—	0	—	ns
Row Address Hold Time		t _{RAH}	25	—	20	—	15	—	ns
Column Address Set Up Time		t _{ASC}	0	—	0	—	0	—	ns
Column Address Hold Time		t _{CAH}	55	—	45	—	40	—	ns
Column Address Hold Time Referenced to $\overline{\text{RAS}}$		t _{AR}	120	—	95	—	80	—	ns
Read Command Set Up Time		t _{RCS}	0	—	0	—	0	—	ns
Read Command Hold Time		t _{RCH}	0	—	0	—	0	—	ns
Write Command Set Up Time	9	t _{WCS}	-10	—	-10	—	0	—	ns
Write Command Hold Time		t _{WCH}	55	—	45	—	40	—	ns
Write Command Hold Time Reference to $\overline{\text{RAS}}$		t _{WCR}	120	—	95	—	80	—	ns
Write Command Pulse Width		t _{WP}	55	—	45	—	40	—	ns
Write Command to $\overline{\text{RAS}}$ Lead Time		t _{RWL}	80	—	60	—	60	—	ns
Write Command to $\overline{\text{CAS}}$ Lead Time		t _{CWL}	80	—	60	—	60	—	ns
Data In Set Up Time		t _{DS}	0	—	0	—	0	—	ns
Data In Hold Time		t _{DH}	55	—	45	—	40	—	ns
Data In Hold Time Referenced to $\overline{\text{RAS}}$		t _{DHR}	120	—	95	—	80	—	ns
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay	9	t _{CWD}	95	—	70	—	60	—	ns
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay	9	t _{RWD}	160	—	120	—	100	—	ns


PRELIMINARY

Notes:



- 2) Several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 3) Dynamic measurements assume $t_T=5ns$.
- 4) V_{IHC} (min) or V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IHC} or V_{IH} and V_{IL} .
- 5) Assumes that $t_{RCD} \leq t_{RCD}$ (max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 6) Assumes that $t_{RCD} \geq t_{RCD}$ (max).
- 7) Refer to test conditions.
- 8) Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
- 9) t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will be pulled to VCC by the external resistor throughout the entire cycle. If $t_{CWD} \geq t_{CWD}$ (min) and $t_{RWD} \geq t_{RWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.

TIMING DIAGRAMS





PRELIMINARY



PRELIMINARY

transition of $\overline{\text{RAS}}$ when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of $\overline{\text{CAS}}$ when the transition occurs after t_{RCD} (max). Data remains valid until $\overline{\text{CAS}}$ is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:


Page-mode operation permits strobing the row-address into the MB 8164 while


maintaining $\overline{\text{RAS}}$ at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of $\overline{\text{RAS}}$ is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is

accomplished by performing a memory cycle at each of the 128 row-address (A0-A6) at least every two milliseconds. $\overline{\text{RAS}}$ only refresh avoids any output during refresh because the output buffer is in the high impedance state unless $\overline{\text{CAS}}$ is brought low. Strobing each of 128 row-addresses with $\overline{\text{RAS}}$ will cause all bits in each row to be refreshed. Further $\overline{\text{RAS}}$ -only refresh results in a substantial reduction in power dissipation.





PRELIMINARY

TYPICAL CHARACTERISTICS

Fig. 2




Fig. 3




Fig. 4






Fig. 5



PRELIMINARY

PACKAGE DIMENSIONS

**16-LEAD CERAMIC DUAL-IN-LINE PACKAGE
(CASE DIP16-A)**



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given.

The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semi-

conductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specification.