


TYPES 2N5003, 2N5005, 2N5151, 2N5153 P-N-P SILICON POWER TRANSISTORS

HIGH-FREQUENCY POWER TRANSISTORS WITH COMPUTER-DESIGNED ISOTHERMAL GEOMETRY

- For Complementary Use With 2N5002, 2N5004, 2N5152, 2N5154
- 15 mJ Reverse Energy Rating with $I_C = 10$ A and 4 V Reverse Bias

TYPES 2N5003, 2N5005, 2N5151, 2N5153
 BULLETIN NO. DL-57111491, JUNE 1971
 REVISED NOVEMBER 1971

*mechanical data



5

absolute maximum ratings at 25°C case temperature (unless otherwise noted)

	2N5003	2N5151
	2N5005	2N5153
Collector-Base Voltage	← -100 V* →	
Collector-Emitter Voltage (See Note 1)	← -80 V* →	
Emitter-Base Voltage	← -5.5 V* →	
Continuous Collector Current	-5 A*	-5 A*
Peak Collector Current (See Note 2)	-10 A*	-10 A
Continuous Base Current	-2 A*	-2.5 A*
Safe Operating Areas	See Figures 7* and 8	
Continuous Device Dissipation at 50°C Case Temperature (See Note 3)	50 W*	10 W*
Continuous Device Dissipation at 100°C Case Temperature (See Note 3)	33.3 W	6.7 W
Continuous Device Dissipation at (or below) 25°C Free-Air Temperature (See Note 4)	1 W*	
Unclamped Inductive Load Energy (See Note 5)	← 15 mJ →	
Operating Collector Junction Temperature Range	-65°C to 200°C*	
Storage Temperature Range	-65°C to 200°C*	
Lead or Terminal Temperature 1/8 Inch from Case for 60 Seconds	← 300°C* →	

NOTES: 1. This value applies when the base-emitter diode is open-circuited.
 2. This value applies for $t_w \leq 8.3$ ms, duty cycle $\leq 1\%$.
 3. For operation above (or below) 50°C case temperature, refer to Dissipation Derating Curves, Figures 9 and 10.
 4. Derate linearly to 200°C free-air temperature at the rate of 5.7 mW/°C.
 5. This rating is based on the capability of the transistors to operate safely in the unclamped inductive load circuit of Section 3.2 of the forthcoming JEDEC publication *Suggested Standards on Power Transistors*[†]. $L = 0.3$ mH, $R_{\theta B1} = 10 \Omega$, $R_{\theta B2} = 100 \Omega$, $V_{BB1} = 10$ V, $V_{BB2} = 4$ V, $R_L = 0.1 \Omega$, $V_{CC} = 10$ V, $I_{CM} = 10$ A. Energy $\approx I_C^2 L/2$.

*JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.
 †This circuit appears on page 5-1 of this data book.

TYPES 2N5003, 2N5005, 2N5151, 2N5153

P-N-P SILICON POWER TRANSISTORS

*electrical characteristics at 25°C case temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	2N5003 2N5151		2N5005 2N5153		UNIT	
		MIN	MAX	MIN	MAX		
$V_{(BR)CEO}$ Collector-Emitter Breakdown Voltage	$I_C = -100 \text{ mA}$, $I_B = 0$, See Note 6	-80		-80		V	
I_{CEO} Collector Cutoff Current	$V_{CE} = -40 \text{ V}$, $I_B = 0$		-50		-50	μA	
I_{CES} Collector Cutoff Current	$V_{CE} = -60 \text{ V}$, $V_{BE} = 0$		-1		-1	μA	
	$V_{CE} = -100 \text{ V}$, $V_{BE} = 0$		-1		-1	mA	
I_{CEV} Collector Cutoff Current	$V_{CE} = -60 \text{ V}$, $V_{BE} = 2 \text{ V}$, $T_C = 150^\circ\text{C}$		-500		-500	μA	
I_{EBO} Emitter Cutoff Current	$V_{EB} = -4 \text{ V}$, $I_C = 0$		-1		-1	μA	
	$V_{EB} = -5.5 \text{ V}$, $I_C = 0$		-1		-1	mA	
h_{FE} Static Forward Current Transfer Ratio	$V_{CE} = -5 \text{ V}$, $I_C = -50 \text{ mA}$		20		50		
	$V_{CE} = -5 \text{ V}$, $I_C = -2.5 \text{ A}$	See Notes 6 and 7	30	90	70		200
	$V_{CE} = -5 \text{ V}$, $I_C = -5 \text{ A}$		20		40		
	$V_{CE} = -5 \text{ V}$, $I_C = -2.5 \text{ A}$, $T_C = -55^\circ\text{C}$		15		35		
V_{BE} Base-Emitter Voltage	$I_B = -250 \text{ mA}$, $I_C = -2.5 \text{ A}$	See Notes 6 and 7	-1.45		-1.45	V	
	$I_B = -500 \text{ mA}$, $I_C = -5 \text{ A}$		-2.2		-2.2		
	$V_{CE} = -5 \text{ V}$, $I_C = -2.5 \text{ A}$		-1.45		-1.45		
$V_{CE(sat)}$ Collector-Emitter Saturation Voltage	$I_B = -250 \text{ mA}$, $I_C = -2.5 \text{ A}$	See Notes 6 and 7	-0.75		-0.75	V	
	$I_B = -500 \text{ mA}$, $I_C = -5 \text{ A}$		-1.5		-1.5		
h_{fe} Small-Signal Common-Emitter Forward Current Transfer Ratio	$V_{CE} = -5 \text{ V}$, $I_C = -0.1 \text{ A}$, $f = 1 \text{ kHz}$		20		50		
$ h_{fe} $ Small-Signal Common-Emitter Forward Current Transfer Ratio	$V_{CE} = -5 \text{ V}$, $I_C = -0.5 \text{ A}$, $f = 20 \text{ MHz}$		3		3.5		
C_{obo} Common-Base Open-Circuit Output Capacitance	$V_{CB} = -10 \text{ V}$, $I_E = 0$, $f = 1 \text{ MHz}$		250		250	pF	

NOTES: 6. These parameters must be measured using pulse techniques. $t_w = 300 \mu\text{s}$, duty cycle $\leq 1\%$.

7. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 0.125 inch from the device body.

*JEDEC registered data

thermal characteristics

PARAMETER	TEST CONDITIONS	2N5003	2N5151	UNIT
		2N5005	2N5153	
$R_{\theta JC}$ Junction-to-Case Thermal Resistance		3	15	$^\circ\text{C/W}$

switching characteristics at 25°C case temperature


PARAMETER	TEST CONDITIONS†	ALL TYPES	UNIT
		TYP	
t_{on} Turn-On Time	$I_C = -5 \text{ A}$, $I_{B(1)} = -500 \text{ mA}$, $I_{B(2)} = 500 \text{ mA}$, $V_{BE(off)} = 3.7 \text{ V}$, $R_L = 6 \Omega$, See Figure 1	0.5	μs
t_{off} Turn-Off Time		1.3	

† Voltage and current values shown are nominal; exact values vary slightly with transistor parameters.


5

TYPES 2N5003, 2N5005, 2N5151, 2N5153 P-N-P SILICON POWER TRANSISTORS

PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT



VOLTAGE WAVEFORMS

- NOTES: A. V_{gen} is a 30-V pulse (from 0 V) into a 50- Ω termination.
 B. The V_{gen} waveform is supplied by a generator with the following characteristics: $t_r \leq 15$ ns, $t_f \leq 15$ ns, $Z_{out} = 50 \Omega$, $t_w = 20 \mu$ s, duty cycle $\leq 2\%$.
 C. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \leq 15$ ns, $R_{in} \geq 10$ M Ω , $C_{in} \leq 11.5$ pF.
 D. Resistors must be noninductive types.
 E. The d-c power supplies may require additional bypassing in order to minimize ringing.

FIGURE 1

TYPICAL CHARACTERISTICS




FIGURE 2




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6

- NOTES: 6. These parameters must be measured using pulse techniques. $t_w = 300 \mu$ s, duty cycle $\leq 1\%$.
 7. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts and located within 0.125 inch from the device body.

5

TYPES 2N5003, 2N5005, 2N5151, 2N5153 P-N-P SILICON POWER TRANSISTORS

MAXIMUM SAFE OPERATING AREAS




FIGURE 7




FIGURE 8

NOTES: 8. Above these points the safe operating areas have not been defined.

9. These curves are based on the capability of the transistors to operate safely in the unclamped inductive load circuit of Section 3.2 of the forthcoming JEDEC publication *Suggested Standards on Power Transistors*.[†] $R_{BB1} = 10 \cdot V_{BB1}/I_C$, $V_{BB1} = 10 \text{ V}$, $R_L = 0.1 \Omega$. Energy $\approx I_C^2 L/2$.

[†]This circuit appears on page 5-1 of this data book.

THERMAL INFORMATION




FIGURE 9




FIGURE 10