

T8502 and T8503 Dual PCM Codecs with Filters

Features

- 5 V only
- Two independent channels
- Pin-selectable receive gain control
- Pin-selectable μ -law or A-law companding
- Automatic powerdown mode
- Low-power, latch-up-free CMOS technology
 - 40 mW/channel typical operating power dissipation
 - 12.5 mW/channel typical standby power dissipation
- Automatic master clock frequency selection
 - 2.048 MHz or 4.096 MHz
- Independent transmit and receive frame strobes
- 2.048 MHz or 4.096 MHz data rate
- On-chip sample and hold, autozero, and precision voltage reference
- Differential architecture for high noise immunity and power supply rejection
- Meets or exceeds ITU-T G.711—G.712 requirements and VF characteristics of D3/D4 (as per Agere Systems Inc.'s PUB43801)
- Operating temperature range: -40°C to $+85^{\circ}\text{C}$

Description

The T8502 and T8503 devices are single-chip, two-channel, μ -law/A-law PCM codecs with filters. These integrated circuits provide analog-to-digital and digital-to-analog conversion. They provide the transmit and receive filtering necessary to interface a voice telephone circuit to a time-division multiplexed system. These devices are packaged in both 20-pin SOJs and 20-pin SOGs.


The T8502 differs from the T8503 in its timing mode. The T8502 operates in the delayed timing mode (digital data is valid one clock cycle after frame sync goes high), and the T8503 operates in the nondelayed timing mode (digital data valid when frame sync goes high).

Two channels of PCM data input and output are passed through only two ports, D_x and D_R , so some type of time-slot assignment is necessary. The scheme used here is to utilize a fixed-data rate mode of 32 or 64 time slots corresponding to master clock frequencies of either 2.048 MHz or 4.096 MHz, respectively. Each device has four frame sync (FS_x and FS_R) inputs, one pair for each channel. During a single 125 μs frame, each frame sync input is supplied a single pulse. The timing of the respective frame sync pulse indicates the beginning of the time slot during which the data for that channel is clocked in or out of the device. FS_x and FS_R must be high for a minimum of one master clock cycle. They can be operated independently, or they can be tied together for coincident transmit and receive data transfer. During a frame, channel 0 and 1 transmit frame sync pulses must be separated from each other by one or more time slots. Likewise, channel 0 and 1 receive frame sync pulses must be separated from each other by one or more time slots. Both transmit and receive frame strobes must be derived from master clock, but they do not need to be byte aligned.

A channel is placed in standby mode by removing both FS_x and FS_R for 500 μs . Note, if any one of those pulses (per channel) is removed, operation is indeterminate. Standby mode reduces overall device power consumption by turning off nonessential circuitry. Critical circuits that ensure a fast, quiet power-up are kept active. Master clock need not be active when both channels are in standby mode.

The frequency of the master clock must be either 2.048 MHz or 4.096 MHz. Internal circuitry determines the master clock frequency during the power-up reset interval.

Block Diagram



5-3579 (F).b

For additional information, contact your Agere Systems Account Manager or the following:

INTERNET: <http://www.agere.com>

E-MAIL: docmaster@agere.com

N. AMERICA: Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA: Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon

Tel. (852) 3129-2000, FAX (852) 3129-2020

CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-695-7224 (Shenzhen)

JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)

EUROPE: Tel. (44) 7000 624624, FAX (44) 1344 488 045

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.