

Or, Call Customer Service at 1-800-548-6132 (USA Only)



ADC601

ABRIDGED DATA SHEET  
For Additional Technical  
Information, Request  
PDS-867.

## 12-Bit 900ns ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- FAST CONVERSION: 900ns
- CAN BE SHORT-CYCLED
- INPUT RANGES:  $\pm 5V$ ,  $\pm 10V$ , 0 to  $-10V$
- HIGH SIGNAL/NOISE RATIO: 68dB
- LOW IMD: 75dB
- PARALLEL AND SERIAL OUTPUT
- 32-PIN CERAMIC DIP PACKAGE

### APPLICATIONS

- DIGITAL SIGNAL PROCESSING
- HIGH-SPEED DATA ACQUISITION SYSTEMS
- MEDICAL INSTRUMENTATION
- ANALYTICAL INSTRUMENTATION
- TEST AND IMAGING SYSTEMS
- WAVEFORM ANALYZERS

### DESCRIPTION

The ADC601 is a high-speed Duolithic™ (two chips) successive approximation analog-to-digital converter. This unique two-chip design utilizes a bipolar technology with on-chip thin film resistors to preserve analog accuracy and a high-speed CMOS chip to perform digital logic control. Outstanding linearity, noise, and dynamic range are achieved by this converter design. The ADC601 has been tested with several sample/hold amplifiers and distortion results are documented in this data sheet.


The ADC601 is complete with internal reference, clock, and comparator and is packaged in a 32-pin ceramic DIP. Conversion time is set at the factory to 900ns. Serial and parallel output performance is guaranteed

with no missing codes over the full input voltage, power supply, and operating temperature range. The gain and offset errors are laser trimmed to specification. Optionally they may be externally adjusted to zero.

Internal scaling resistors are provided for the selection of analog signal input ranges of  $\pm 5V$ ,  $\pm 10V$  and 0V to  $-10V$ . The ADC601's input is specifically designed to be easily driven with minimal disturbance to the driving amplifier.

Output codes are available in complementary binary for unipolar inputs and bipolar offset binary for bipolar inputs.

All digital inputs and outputs are TTL-compatible. Power supply requirements are  $\pm 15V$  and  $+5V$ .



Duolithic™ Burr-Brown Corporation

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132



PDS-867C

1731365 0028863 253

ADC601

2

A/D CONVERTERS, DATA ACQUISITION COMPONENTS

For Immediate Assistance, Contact Your Local Salesperson

# SPECIFICATIONS

## ELECTRICAL

$T_{CASE} = +25^{\circ}C$ , 900ns conversion time,  $\pm V_{CC} = \pm 15V$ ,  $+V_{DD} = +5V$ , and 6-minute warm-up in a normal convection environment unless otherwise noted.

PARAMETER	CONDITIONS	ADC601JG			ADC601KG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION				12			*	Bits
<b>ANALOG CHARACTERISTICS</b>								
<b>INPUTS</b>								
Voltage Ranges: Bipolar Unipolar	Full Scale(FSR) <sup>(1)(2)</sup>		$\pm 5, \pm 10$			*		V
Impedance: -10V to 0V, $\pm 5V$ $\pm 10V$	Full Scale(FSR) <sup>(1)(2)</sup>		0 to -10 1.4 2.4			*		V k $\Omega$ k $\Omega$
<b>TRANSFER CHARACTERISTICS</b>								
<b>ACCURACY</b>								
Gain Error <sup>(3)</sup>	990ns Conversion Time		$\pm 0.08$	$\pm 0.55$		*	$\pm 0.2$	%
Input Offset Error <sup>(3)</sup> : Unipolar	990ns Conversion Time		$\pm 0.12$	$\pm 1.2$		*	$\pm 0.5$	% of FSR
Bipolar	990ns Conversion Time		$\pm 0.08$	$\pm 0.8$		*	$\pm 0.25$	% of FSR
Integral Linearity Error	990ns Conversion Time			$\pm 0.024$		*	$\pm 0.012$	% of FSR
Differential Linearity Error	990ns Conversion Time			$\pm 0.024$		*	$\pm 0.012$	% of FSR
No Missing Codes						*		% of FSR
Power Supply Rejection of Offset and Gain	$\Delta +V_{CC} = \pm 5\%$ $\Delta -V_{CC} = \pm 5\%$ $\Delta +V_{DD} = \pm 5\%$		$\pm 0.0036$ $\pm 0.0005$ $\pm 0.001$	Guaranteed		*	*	%FSR/% $V_{CC}$ %FSR/% $V_{DD}$ %FSR/% $V_{DD}$
<b>DIGITAL CHARACTERISTICS</b>								
<b>INPUT</b>								
Logic Family				TTL-Compatible CMOS				
Convert Command Logic Voltages	Logic Low Logic High	0 +2		+0.8 $+V_{DD}$ -150 -150	*	*	*	V V $\mu A$ $\mu A$
Convert Command Currents	Logic Low Logic High							
Convert Command				High Level When Converting				
<b>CONVERSION TIME</b>								
Factory Set	Without User Adjustment		0.9	1		*	*	$\mu s$
Power Supply Rejection of Conversion Time	$D + V_{DD} = \pm 5\%$		$\pm 1$			*	*	ns/% $V_{DD}$
<b>OUTPUT</b>								
Logic Family				TTL-Compatible CMOS				
Bits 1 through 12, Serial, Status, Clock Out	Logic Low, $I_{OL} = 3.2mA$ Logic High, $I_{OH} = -1mA$	+2.7	+0.1 +4.9 13	+0.4	*	*	*	V V MHz
Internal Clock Frequency								
Status				Low Level When Data Valid				
<b>DYNAMIC CHARACTERISTICS</b> <sup>(4) (5) (6)</sup> Tested using Sample/Hold Amplifier SHC804 and ADC601 (See Typical Performance Curves)								
Differential Linearity Error	$f_c = 10kHz$ : 68.3% of All Codes 99.7% of All Codes 100% of All Codes		0.5 0.8 1.0				0.4 0.6 0.7	LSB LSB LSB
Total Harmonic Distortion	$f_c = 10kHz, f_s = 500kHz$ $f_c = 10kHz, f_s = 1MHz$ $f_c = 250kHz, f_s = 500kHz$ $f_c = 500kHz, f_s = 1MHz$		-70 -74 -70 -68			*	*	dBc dBc dBc dBc
Two-Tone Intermodulation Distortion <sup>(2)</sup>	$f_c = 11kHz$ and $15kHz, f_s = 500kHz$ $f_c = 50kHz$ and $55kHz, f_s = 500kHz$ $f_c = 90kHz$ and $110kHz, f_s = 500kHz$		-79 -78 -77			*	*	dBc dBc dBc
Signal-to-Noise and Distortion (SINAD) Ratio	$f_c = 250kHz, f_s = 500kHz$ $f_c = 500kHz, f_s = 1MHz$		66 65			*	*	dB dB
Signal-to-Noise Ratio (SNR)	$f_c = 250kHz, f_s = 500kHz$ $f_c = 500kHz, f_s = 1MHz$		68 67			*	*	dB dB
<b>PERFORMANCE OVER TEMPERATURE</b>								
Gain	$T_{MIN}$ to $T_{MAX}$		$\pm 10$	$\pm 30$		*	*	ppm of FSR/ $^{\circ}C$
Input Offset: Unipolar	$T_{MIN}$ to $T_{MAX}$		$\pm 3$	$\pm 7$		*	*	ppm of FSR/ $^{\circ}C$
Bipolar	$T_{MIN}$ to $T_{MAX}$		$\pm 2$	$\pm 10$		*	*	ppm of FSR/ $^{\circ}C$
Internal Linearity Error	0.9 $\mu s$ Conversion Time $T_{MIN}$ to $T_{MAX}$		$\pm 0.02$			$\pm 0.015$		% of FSR
Differential Linearity Error	0.9 $\mu s$ Conversion Time $T_{MIN}$ to $T_{MAX}$		$\pm 0.02$			$\pm 0.015$		% of FSR
No Missing Codes	0.9 $\mu s$ Conversion Time $T_{MIN}$ to $T_{MAX}$			Guaranteed		*		% of FSR
Conversion Drift			2			*		ns/ $^{\circ}C$

1731365 0028864 19T

Or, Call Customer Service at 1-800-548-6132 (USA Only)

# SPECIFICATIONS (CONT)

## ELECTRICAL

T<sub>CASE</sub> = +25°C, 900ns conversion time, ±V<sub>CC</sub> = ±15V, +V<sub>DD</sub> = +5V, and 6-minute warm-up in a normal convection environment unless otherwise noted.

PARAMETER	CONDITIONS	ADC601JG			ADC601KG			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
POWER SUPPLY REQUIREMENTS	Nominal ±V <sub>CC</sub> and +V <sub>DD</sub>	+14.25	+15	+15.75	*	*	*	V
		-14.25	-15	-15.75	*	*	*	V
		+4.75	+5	+5.25	*	*	*	V
			5.4	7.0	*	*	*	mA
			-65	-84.5	*	*	*	mA
Supply Currents:		53	68.9	*	*	*	mA	
Power Consumption		1.3	1.7	*	*	*	W	
Thermal Resistance, θ <sub>CC</sub>		25		*	*	*	°C/W	
TEMPERATURE RANGE <sup>(1)</sup>								
Specification		0		+70	*	*	*	°C
Operating		-25		+85	*	*	*	°C

\* Same specifications as for ADC601JG.

NOTES: (1) Over or under range on the analog input results in constant maximum or minimum digital output. (2) FSR = Full Scale Range. (3) Adjustable to zero. (4) Dynamic tests are performed using SHC804 with ADC601 unless otherwise specified. Performance may vary depending upon choice of sample/hold. (5) See Typical Performance Curves. (6) dBc = level referred to carrier input signal = 0dB; f<sub>c</sub> = input frequency; f<sub>s</sub> = sampling frequency. (7) IMD is referred to the larger of the two input test signals. If referred to the peak envelope signal (=0dB), the intermodulation products will be 6dB lower. For example, unit connected for ±10V has 20V FSR. (8) Temperature ranges refer to case temperature. Thermal resistance was measured on a small (5" diameter) handwired circuit board; with the test device in a (zero insertion force) socket. Thermal resistance will be lower if the ADC601 is soldered into the PC board, a ground plane is used directly underneath the package, multiple PC board layers are used, or forced air cooling is employed. Use heat sinking if necessary to keep the case at specified and operating temperatures.

### ABSOLUTE MAXIMUM RATINGS

±V <sub>CC</sub> .....	±18V
+V <sub>DD</sub> .....	+7V
Digital Inputs .....	+5.5V
Analog Inputs .....	±V <sub>CC</sub>
Comparator Input .....	-3.7V to +0.7V
Case Temperature .....	+125°C
Junction Temperature .....	+165°C
Storage Temperature .....	-65°C to +150°C

Stresses above these ratings may permanently damage the device.

### ORDERING INFORMATION

Basic Model Number	ADC601	( )	G
Performance Grade Code			
J, K: 0°C to +70°C Case Temperature			
Package Code			
G: Ceramic DIP			

### PACKAGE INFORMATION<sup>(1)</sup>

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
ADC601JG	32-Pin Hermetic DIP	172-2
ADC601KG	32-Pin Hermetic DIP	172-2

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

1 731365 0028865 026



A/D CONVERTERS, DATA ACQUISITION COMPONENTS ADC601

