

# STM32G431x6 STM32G431x8 STM32G431xB

Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit MCU+FPU, 170 MHz /213 DMIPS, up to 128 KB Flash, 32 KB SRAM, rich analog, math accelerator

Datasheet - production data


#### **Features**

## Includes ST state-of-the-art patented technology

- Core: Arm<sup>®</sup> 32-bit Cortex<sup>®</sup>-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions
- · Operating conditions:
  - V<sub>DD</sub>, V<sub>DDA</sub> voltage range: 1.71 V to 3.6 V
- · Mathematical hardware accelerators
  - CORDIC for trigonometric functions acceleration
  - FMAC: filter mathematical accelerator
- Memories
  - 128 Kbytes of Flash memory with ECC support, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP
  - 22 Kbytes of SRAM, with hardware parity check implemented on the first 16 Kbytes
  - Routine booster: 10 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM)
- · Reset and supply management

This is information on a product in full production.

- Power-on/power-down reset (POR/PDR/BOR)
- Programmable voltage detector (PVD)
- Low-power modes: sleep, stop, standby and shutdown
- V<sub>BAT</sub> supply for RTC and backup registers



- Clock management
  - 4 to 48 MHz crystal oscillator
  - 32 kHz oscillator with calibration
  - Internal 16 MHz RC with PLL option (± 1%)
  - Internal 32 kHz RC oscillator (± 5%)
- Up to 86 fast I/Os
  - All mappable on external interrupt vectors
  - Several I/Os with 5 V tolerant capability
- Interconnect matrix
- 12-channel DMA controller
- 2 x ADCs 0.25 µs (up to 23 channels).
   Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range
- 4 x 12-bit DAC channels
  - 2 x buffered external channels 1 MSPS
  - 2 x unbuffered internal channels 15 MSPS
- 4 x ultra-fast rail-to-rail analog comparators
- 3 x operational amplifiers that can be used in PGA mode, all terminals accessible
- Internal voltage reference buffer (VREFBUF) supporting three output voltages (2.048 V, 2.5 V, 2.9 V)
- 14 timers:
  - 1 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input

www.st.com

 2 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop

October 2021 DS12589 Rev 6 1/198

Downloaded from Arrow.com.

- 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
- 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
- 2 x watchdog timers (independent, window)
- 1 x SysTick timer: 24-bit downcounter
- 2 x 16-bit basic timers
- 1 x low-power timer
- Calendar RTC with alarm, periodic wakeup from stop/standby
- Communication interfaces
  - 1 x FDCAN controller supporting flexible data rate
  - 3 x I<sup>2</sup>C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop

- 4 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
- 1x LPUART
- 3 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I<sup>2</sup>S interface
- 1 x SAI (serial audio interface)
- USB 2.0 full-speed interface with LPM and BCD support
- IRTIM (infrared interface)
- USB Type-C<sup>™</sup> /USB power delivery controller (UCPD)
- True random number generator (RNG)
- CRC calculation unit, 96-bit unique ID
- Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Table 1. Device summary

Reference	Part number
STM32G431x6	STM32G431C6, STM32G431K6, STM32G431R6, STM32G431V6, STM32G431M6
STM32G431x8	STM32G431C8, STM32G431K8, STM32G431R8, STM32G431V8, STM32G431M8
STM32G431xB	STM32G431CB, STM32G431KB, STM32G431RB, STM32G431VB, STM32G431MB

## **Contents**

1	Intro	duction	12
2	Desc	ription	13
3	Func	tional overview	17
	3.1	Arm <sup>®</sup> Cortex <sup>®</sup> -M4 core with FPU	17
	3.2	Adaptive real-time memory accelerator (ART accelerator)	17
	3.3	Memory protection unit	17
	3.4	Embedded Flash memory	17
	3.5	Embedded SRAM	18
	3.6	Multi-AHB bus matrix	19
	3.7	Boot modes	19
	3.8	CORDIC	20
	3.9	Filter mathematical accelerator (FMAC)	20
	3.10	Cyclic redundancy check calculation unit (CRC)	21
	3.11	Power supply management	21
		3.11.1 Power supply schemes	21
		3.11.2 Power supply supervisor	22
		3.11.3 Voltage regulator	22
		3.11.4 Low-power modes	23
		3.11.5 Reset mode	23
		3.11.6 VBAT operation	24
	3.12	Interconnect matrix	
	3.13	Clocks and startup	26
	3.14	General-purpose inputs/outputs (GPIOs)	27
	3.15	Direct memory access controller (DMA)	27
	3.16	DMA request router (DMAMUX)	28
	3.17	Interrupts and events	28
		3.17.1 Nested vectored interrupt controller (NVIC)	28
		3.17.2 Extended interrupt/event controller (EXTI)	28
	3.18	Analog-to-digital converter (ADC)	29
		3.18.1 Temperature sensor	29



		3.18.2 Internal voltage reference (VREFINT)	. 30
		3.18.3 VBAT battery voltage monitoring	. 30
	3.19	Digital to analog converter (DAC)	. 30
	3.20	Voltage reference buffer (VREFBUF)	. 31
	3.21	Comparators (COMP)	. 32
	3.22	Operational amplifier (OPAMP)	. 32
	3.23	Random number generator (RNG)	. 32
	3.24	Timers and watchdogs	. 32
		3.24.1 Advanced motor control timer (TIM1, TIM8)	. 33
		3.24.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)	. 34
		3.24.3 Basic timers (TIM6 and TIM7)	. 34
		3.24.4 Low-power timer (LPTIM1)	. 35
		3.24.5 Independent watchdog (IWDG)	. 35
		3.24.6 System window watchdog (WWDG)	
		3.24.7 SysTick timer	
	3.25	Real-time clock (RTC) and backup registers	. 36
	3.26	Tamper and backup registers (TAMP)	. 36
	3.27	Infrared transmitter	. 37
	3.28	Inter-integrated circuit interface (I <sup>2</sup> C)	. 38
	3.29	Universal synchronous/asynchronous receiver transmitter (USART)	. 39
	3.30	Low-power universal asynchronous receiver transmitter (LPUART)	. 40
	3.31	Serial peripheral interface (SPI)	. 40
	3.32	Serial audio interfaces (SAI)	. 41
		3.32.1 SAI peripheral supports	. 41
	3.33	Controller area network (FDCAN1)	. 42
	3.34	Universal serial bus (USB)	. 42
	3.35	USB Type-C <sup>™</sup> / USB Power Delivery controller (UCPD)	. 42
	3.36	Clock recovery system (CRS)	. 43
	3.37	Development support	. 43
		3.37.1 Serial wire JTAG debug port (SWJ-DP)	. 43
		3.37.2 Embedded trace macrocell™	. 43
4	Pino	its and pin description	. 44
	4.1	UFQFPN32 pinout description	. 44



	4.2	LQFP3	32 pinout description	44
	4.3	UFQFF	PN48 pinout description	45
	4.4	LQFP4	8 pinout description	45
	4.5	WLCS	P49 ballout description	46
	4.6	LQFP6	84 pinout description	46
	4.7	UFBG	A64 ballout description	47
	4.8		30 pinout description	
	4.9		00 pinout description	
	4.10		finition	
	4.11		ate functions	
	7.11	Alterno	tic functions	01
5	Elect	rical ch	naracteristics	67
	5.1	Param	eter conditions	67
		5.1.1	Minimum and maximum values	67
		5.1.2	Typical values	67
		5.1.3	Typical curves	67
		5.1.4	Loading capacitor	67
		5.1.5	Pin input voltage	67
		5.1.6	Power supply scheme	68
		5.1.7	Current consumption measurement	69
	5.2	Absolu	te maximum ratings	69
	5.3	Operat	ing conditions	71
		5.3.1	General operating conditions	71
		5.3.2	Operating conditions at power-up / power-down	72
		5.3.3	Embedded reset and power control block characteristics	72
		5.3.4	Embedded voltage reference	
		5.3.5	Supply current characteristics	75
		5.3.6	Wakeup time from low-power modes and voltage scaling transition times	97
		5.3.7	External clock source characteristics	98
		5.3.8	Internal clock source characteristics	103
		5.3.9	PLL characteristics	106
		5.3.10	Flash memory characteristics	107
		5.3.11	EMC characteristics	
		5.3.12	Electrical sensitivity characteristics	
		5.3.13	I/O current injection characteristics	110



DS12589 Rev 6

5/198

		5.3.15		
		5.3.15	NRST pin characteristics	. 116
		5.3.16	Extended interrupt and event controller input (EXTI) characteristics .	. 117
		5.3.17	Analog switches booster	. 117
		5.3.18	Analog-to-digital converter characteristics	. 118
		5.3.19	Digital-to-Analog converter characteristics	. 133
		5.3.20	Voltage reference buffer characteristics	. 140
		5.3.21	Comparator characteristics	. 143
		5.3.22	Operational amplifiers characteristics	. 144
		5.3.23	Temperature sensor characteristics	
		5.3.24	V <sub>BAT</sub> monitoring characteristics	
		5.3.25	Timer characteristics	
		5.3.26	Communication interfaces characteristics	
		5.3.27	UCPD characteristics	. 160
6	Pack	age info	ormation	161
	6.1	UFQFP	N32 package information	161
	6.2	LQFP32	2 package information	164
	6.3	UFQFP	N48 package information	167
	6.4	LQFP48	3 package information	170
	6.5	WLCSF	249 package information	174
	6.6	LQFP64	4 package information	178
	6.7	UFBGA	.64 package information	181
	6.8	LQFP80	D package information	184
	6.9	LQFP10	00 package information	187
	6.10	Therma	Il characteristics	190
		6.10.1	Reference document	. 191
		6.10.2	Selecting the product temperature range	. 192
7	Orde	ring info	ormation	194
8	Revie	sion his	tory	195



## List of tables

Table 1.	Device summary	
Table 2.	STM32G431x6/x8/xB features and peripheral counts	
Table 3.	STM32G431x6/x8/xB peripherals interconnect matrix	
Table 4.	DMA implementation	. 27
Table 5.	Temperature sensor calibration values	. 30
Table 6.	Internal voltage reference calibration values	. 30
Table 7.	Timer feature comparison	. 32
Table 8.	I2C implementation	. 38
Table 9.	USART/UART/LPUART features	. 39
Table 10.	SAI features implementation	. 41
Table 11.	Legend/abbreviations used in the pinout table	
Table 12.	STM32G431x6/x8/xB pin definition	
Table 13.	Alternate function	
Table 14.	Voltage characteristics	
Table 15.	Current characteristics	
Table 16.	Thermal characteristics	. 70
Table 17.	General operating conditions	
Table 18.	Operating conditions at power-up / power-down	
Table 19.	Embedded reset and power control block characteristics	
Table 20.	Embedded internal voltage reference	
Table 21.	Current consumption in Run and Low-power run modes, code with data	
	processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) .	. 76
Table 22.	Current consumption in Run and Low-power run modes,	
	code with data processing running from SRAM1	. 78
Table 23.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from Flash, ART enable (Cache ON Prefetch OFF)	. 80
Table 24.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM1	. 81
Table 25.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from SRAM2	. 82
Table 26.	Typical current consumption in Run and Low-power run modes, with different codes	
	running from CCM	. 83
Table 27.	Current consumption in Sleep and Low-power sleep mode Flash ON	
Table 28.	Current consumption in low-power sleep modes, Flash in power-down	
Table 29.	Current consumption in Stop 1 mode	
Table 30.	Current consumption in Stop 0 mode	
Table 31.	Current consumption in Standby mode	
Table 32.	Current consumption in Shutdown mode	
Table 33.	Current consumption in VBAT mode	
Table 34.	Peripheral current consumption	
Table 35.	Low-power mode wakeup timings	
Table 36.	Regulator modes transition times	
Table 37.	Wakeup time using USART/LPUART	
Table 38.	High-speed external user clock characteristics	
Table 39.	Low-speed external user clock characteristics	
Table 40.	HSE oscillator characteristics	
Table 41.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 42.	HSI16 oscillator characteristics	



DS12589 Rev 6

7/198

#### List of tables

Table 43.	HSI48 oscillator characteristics	104
Table 44.	LSI oscillator characteristics	105
Table 45.	PLL characteristics	106
Table 46.	Flash memory characteristics	107
Table 47.	Flash memory endurance and data retention	107
Table 48.	EMS characteristics	108
Table 49.	EMI characteristics	109
Table 50.	ESD absolute maximum ratings	109
Table 51.	Electrical sensitivities	110
Table 52.	I/O current injection susceptibility	110
Table 53.	I/O static characteristics	111
Table 54.	Output voltage characteristics	113
Table 55.	I/O (except FT_c) AC characteristics	114
Table 56.	I/O FT_c AC characteristics	
Table 57.	NRST pin characteristics	
Table 58.	EXTI input characteristics	
Table 59.	Analog switches booster characteristics	
Table 60.	ADC characteristics	
Table 61.	Maximum ADC RAIN	
Table 62.	ADC accuracy - limited test conditions 1	123
Table 63.	ADC accuracy - limited test conditions 2	
Table 64.	ADC accuracy - limited test conditions 3	
Table 65.	ADC accuracy (Multiple ADCs operation) - limited test conditions 1	
Table 66.	ADC accuracy (Multiple ADCs operation) - limited test conditions 2	
Table 67.	ADC accuracy (Multiple ADCs operation) - limited test conditions 3	
Table 68.	DAC 1MSPS characteristics	
Table 69.	DAC 1MSPS accuracy	
Table 70.	DAC 15MSPS characteristics	
Table 71.	DAC 15MSPS accuracy	
Table 72.	VREFBUF characteristics	
Table 73.	COMP characteristics	143
Table 74.	OPAMP characteristics	
Table 75.	TS characteristics	148
Table 76.	V <sub>BAT</sub> monitoring characteristics	
Table 77.	V <sub>BAT</sub> charging characteristics	148
Table 78.	TIMx characteristics	
Table 79.	IWDG min/max timeout period at 32 kHz (LSI)	150
Table 80.	WWDG min/max timeout value at 170 MHz (PCLK)	150
Table 81.	Minimum I2CCLK frequency in all I2C modes	
Table 82.	I2C analog filter characteristics	
Table 83.	SPI characteristics	152
Table 84.	I2S characteristics	155
Table 85.	SAI characteristics	157
Table 86.	USB electrical characteristics	159
Table 87.	USART electrical characteristics	159
Table 88.	UCPD characteristics	160
Table 89.	UFQFPN32 - Mechanical data	162
Table 90.	LQFP32 - Mechanical data	165
Table 91.	UFQFPN48 - Mechanical data	168
Table 92.	LQFP48 - Mechanical data	171
Table 93.	WLCSP49 - Mechanical data	175
Table 94.	WLCSP49 - Recommended PCB design rules	176

#### STM32G431x6 STM32G431x8 STM32G431xB

#### List of tables

Table 95.	LQFP64 - Mechanical data	. 178
Table 96.	UFBGA64 - Mechanical data	. 181
Table 97.	UFBGA64 - Recommended PCB design rules (0.5 mm pitch BGA)	. 182
Table 98.	LQFP80 - Mechanical data	. 184
Table 99.	LQPF100 - Mechanical data	. 187
Table 100.	Package thermal characteristics	. 190
Table 101.	Ordering information scheme	. 194
Table 102.	Document revision history	. 195



## List of figures

Figure 1.	STM32G431x6/x8/xB block diagram	16
Figure 2.	Multi-AHB bus matrix	
Figure 3.	Voltage reference buffer	
Figure 4.	Infrared transmitter	
Figure 5.	STM32G431x6/x8/xB UFQFPN32 pinout	
Figure 6.	STM32G431x6/x8/xB LQFP32 pinout	
Figure 7.	STM32G431x6/x8/xB UFQFPN48 pinout	
Figure 8.	STM32G431x6/x8/xB LQFP48 pinout	
Figure 9.	STM32G431x6/x8/xB WLCSP49 ballout	
Figure 10.	STM32G431x6/x8/xB LQFP64 pinout	
Figure 11.	STM32G431x6/x8/xB UFBGA64 ballout.	
Figure 12.	STM32G431x6/x8/xB LQFP80 pinout	
Figure 13.	STM32G431x6/x8/xB LQFP100 pinout	
Figure 14.	Pin loading conditions	
Figure 15.	Pin input voltage	
Figure 16.	Power supply scheme	
Figure 17.	Current consumption measurement	
Figure 17.	VREFINT versus temperature	
Figure 19.	High-speed external clock source AC timing diagram	
Figure 20.	Low-speed external clock source AC timing diagram	
Figure 20.	·	
-	Typical application with an 8 MHz crystal	
Figure 22.		
Figure 23.	HSI16 frequency versus temperature	
Figure 24.	HSI48 frequency versus temperature	
Figure 25.	I/O input characteristics	116
Figure 26.		
Figure 27.	Recommended NRST pin protection	
Figure 28.	ADC accuracy characteristics	132
Figure 29.	Typical connection diagram when using the ADC with FT/TT pins	400
T: 20	featuring analog switch function	
Figure 30.	12-bit buffered / non-buffered DAC	
Figure 31.	VREFOUT_TEMP in case VRS = 00	
Figure 32.	VREFOUT_TEMP in case VRS = 01	
Figure 33.	VREFOUT_TEMP in case VRS = 10	
Figure 34.	OPAMP noise density @ 25°C	
Figure 35.	SPI timing diagram - slave mode and CPHA = 0	
Figure 36.	SPI timing diagram - slave mode and CPHA = 1	
Figure 37.	SPI timing diagram - master mode	
Figure 38.	SAI master timing waveforms	
Figure 39.	SAI slave timing waveforms	
Figure 40.	UFQFPN32 - Outline	
Figure 41.	UFQFPN32 - Recommended footprint	
Figure 42.	UFQFPN32 top view example	
Figure 43.	LQFP32 - Outline	
Figure 44.	LQFP32 - Recommended footprint	
Figure 45.	LQFP32 top view example	
Figure 46.	UFQFPN48 - Outline	
Figure 47.	UFQFPN48 - Recommended footprint	168

4

#### STM32G431x6 STM32G431x8 STM32G431xB

## List of figures

Figure 48.	UFQFPN48 top view example	169
Figure 49.	LQFP48 - Outline	
Figure 50.	LQFP48 - Recommended footprint	
Figure 51.	LQFP48 top view example	
Figure 52.	WLCSP49 - Outline	
Figure 53.	WLCSP49 - Recommended footprint	176
Figure 54.	WLCSP49 top view example	
Figure 55.	LQFP64 - Outline	
Figure 56.	LQFP64 - Recommended footprint	179
Figure 57.	LQFP64 top view example	180
Figure 58.	UFBGA64 - Outline	181
Figure 59.	UFBGA64 - Recommended footprint	182
Figure 60.	UFBGA64 top view example	
Figure 61.	LQFP80 - Outline	
Figure 62.	LQFP80 - Recommended footprint	
Figure 63.	LQFP80 top view example	
Figure 64.	LQFP100 - Outline	
Figure 65.	LQFP100 - Recommended footprint	
Figure 66	LOFP100 ton view example	189



#### 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32G431x6/x8/xB microcontrollers.

This document should be read in conjunction with the reference manual RM0440 "STM32G4 Series advanced Arm<sup>®</sup> 32-bit MCUs". The reference manual is available from the STMicroelectronics website *www.st.com*.

For information on the  $Arm^{\&(a)}$  Cortex $^\&$ -M4 core, refer to the Cortex $^\&$ -M4 technical reference manual, available from the www.arm.com website.



a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

### 2 Description

The STM32G431x6/x8/xB devices are based on the high-performance Arm<sup>®</sup> Cortex<sup>®</sup>-M4 32-bit RISC core. They operate at a frequency of up to 170 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application's security.

These devices embed high-speed memories (up to 128 Kbytes of Flash memory, and 32 Kbytes of SRAM), an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix.

The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection.

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC for trigonometric functions and FMAC unit for filter functions).

They offer two fast 12-bit ADCs (4 Msps), four comparators, three operational amplifiers, four DAC channels (2 external and 2 internal), an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timers, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer.

They also feature standard and advanced communication interfaces such as:

- Three I2Cs
- Three SPIs multiplexed with two half duplex I2Ss
- Three USARTs, one UART and one low-power UART.
- One FDCAN
- One SAI
- USB device
- UCPD

The devices operate in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs and comparators. A  $V_{BAT}$  input allows backup of the RTC and the registers.

The STM32G431x6/x8/xB family offers 9 packages from 32-pin to 100-pin.

4

DS12589 Rev 6 13/198

Table 2. STM32G431x6/x8/xB features and peripheral counts

Peripheral							I	STM32G431Rx STM32G				32G431Mx STM32G431V			31Vx	
Flash memory		32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB	32 KB	64 KB	128 KB
SRAM			32 (16 + 6 + 10) KB													
	Advanced motor control		2 (16-bit)													
	General purpose		5 (16-bit) 1 (32-bit)													
	Basic		2 (16-bit)													
	Low power							1 (	(16-bit	)						
	SysTick timer								1							
Timers	Watchdog timers (independent, window)								2							
	PWM channels (all)		23			32			36			36		36		
	PWM channels (except complementary)	23			25		25		25		25					
	SPI(I2S) <sup>(1)</sup>		3 (2)									l				
	I <sup>2</sup> C								3							
	USART	2 3														
Comm.	UART		0			LQFF JFQFF						1				
interfaces	LPUART								1							
	FDCANs	1														
	USB device	Yes														
	UCPD	Yes														
	SAI	Yes														
RTC									Yes							
Tamper pir	ns		1				2					2			3	
Random n	umber generator								Yes		•					
AES	AES								No							
CORDIC									Yes							
FMAC									Yes							
GPIOs			26		38 in LQFP48 42 in UFQFPN48					66		86				
Wakeup pi	ns		2		41 in	WLCS	5P49		4			4			5	



Table 2. STM32G431x6/x8/xB features and peripheral counts (continued)

Peripheral	STM32G431Kx	STM32G431Cx	STM32G431Rx	STM32G431Mx	STM32G431Vx			
			2					
12-bit ADCs Number of channels	11	17 in LQFP48 18 in UFQFPN48 18 in WLCSP49	23	23	23			
12-bit DAC Number of channels	2 4 (2 external + 2 internal)							
Internal voltage reference buffer	Yes							
Analog comparator	4							
Operational amplifiers	3							
Max. CPU frequency	170 MHz							
Operating voltage	1.71 V to 3.6 V							
Operating temperature	Am	Ambient operating temperature: -40 to 85 °C / -40 to 125 °C						
Packages	LQFP32/ UFQFPN32	LQFP48/ UFQFPN48/ WLCSP49	LQFP64/ UFBGA64	LQFP80	LQFP100			

<sup>1.</sup> The SPI2/3 interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.




Figure 1. STM32G431x6/x8/xB block diagram

1. AF: alternate function on I/O pins.



#### 3 Functional overview

#### 3.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M4 core with FPU

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of the MCU implementation, with a reduced pin count and with low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm<sup>®</sup> Cortex<sup>®</sup>-M4 with FPU 32-bit RISC processor features an exceptional code-efficiency, delivering the expected high-performance from an Arm core in a memory size usually associated with 8-bit and 16-bit devices.

The processor supports a set of DSP instructions which allows an efficient signal processing and a complex algorithm execution. Its single precision FPU speeds up the software development by using metalanguage development tools to avoid saturation.

With its embedded Arm core, the STM32G431x6/x8/xB family is compatible with all Arm tools and software.

Figure 1 shows the general block diagram of the STM32G431x6/x8/xB devices.

#### 3.2 Adaptive real-time memory accelerator (ART accelerator)

The ART accelerator is a memory accelerator that is optimized for the STM32 industry-standard Arm<sup>®</sup> Cortex<sup>®</sup>-M4 processors. It balances the inherent performance advantage of the Arm<sup>®</sup> Cortex<sup>®</sup>-M4 over Flash memory technologies, which normally requires the processor to wait for the Flash memory at higher frequencies.

### 3.3 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 8 protected areas, which can be divided in up into 8 subareas each. The protection area sizes range between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

### 3.4 Embedded Flash memory

The STM32G431x6/x8/xB devices feature up to 128 Kbytes of embedded Flash memory which is available for storing programs and data.

Flexible protections can be configured thanks to the option bytes:

4

DS12589 Rev 6 17/198

- Readout protection (RDP) to protect the whole memory. Three levels of protection are available:
  - Level 0: no readout protection
  - Level 1: memory readout protection; the Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected
  - Level 2: chip readout protection; the debug features (Cortex-M4 JTAG and serial wire), the boot in RAM and the bootloader selection are disabled (JTAG fuse). This selection is irreversible.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): a part of the Flash memory can be
  protected against read and write from third parties. The protected area is execute-only
  and it can only be reached by the STM32 CPU as an instruction code, while all other
  accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. An
  additional option bit (PCROP\_RDP) allows to select if the PCROP area is erased or not
  when the RDP protection is changed from Level 1 to Level 0.
- Securable memory area: a part of Flash memory can be configured by option bytes to be securable. After reset this securable memory area is not secured and it behaves like the remainder of main Flash memory (execute, read, write access). When secured, any access to this securable memory area generates corresponding read/write error. Purpose of the Securable memory area is to protect sensitive code and data (secure keys storage) which can be executed only once at boot, and never again unless a new reset occurs.

The Flash memory embeds the error correction code (ECC) feature supporting:

- Single error detection and correction
- Double error detection
- The address of the ECC fail can be read in the ECC register
- 1 Kbyte (128 double word) OTP (one-time programmable) for user data. The OTP area is available in Bank 1 only. The OTP data cannot be erased and can be written only once.

#### 3.5 Embedded SRAM

STM32G431x6/x8/xB devices feature 32 Kbytes of embedded SRAM. This SRAM is split into three blocks:

- 16 Kbytes mapped at address 0x2000 0000 (SRAM1). The CM4 can access the SRAM1 through the System Bus (or through the I-Code/D-Code buses when boot from SRAM1 is selected or when physical remap is selected by SYSCFG\_MEMRMP register). Whole SRAM1 supports hardware parity check.
- 6 Kbytes mapped at address 0x2000 4000 (SRAM2). The CM4 can access the SRAM2 through the System bus. SRAM2 can be kept in stop and standby modes.
- 10 Kbytes mapped at address 0x1000 0000 (CCM SRAM). It is accessed by the CPU through I-Code/D-Code bus for maximum performance.
   It is also aliased at 0x2000 5800 address to be accessed by all masters (CPU, DMA1, DMA2) through SBUS contiguously to SRAM1 and SRAM2. The CCM SRAM supports hardware parity check and can be write-protected with 1-Kbyte granularity.
- The memory can be accessed in read/write at max CPU clock speed with 0 wait states.



#### 3.6 Multi-AHB bus matrix

The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs) and the slaves (Flash memory, RAM,AHB and APB peripherals). It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.




Figure 2. Multi-AHB bus matrix

#### 3.7 Boot modes

At startup, a BOOT0 pin (or nBOOT0 option bit) and an nBOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The BOOT0 value may come from the PB8-BOOT0 pin or from an nBOOT0 option bit depending on the value of a user nBOOT\_SEL option bit to free the GPIO pad if needed.

The boot loader is located in the system memory. It is used to reprogram the Flash memory by using USART, I2C, SPI, and USB through the DFU (device firmware upgrade).

4

DS12589 Rev 6

19/198

#### 3.8 CORDIC

The CORDIC provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

#### **Cordic features**

- 24-bit CORDIC rotation engine
- Circular and Hyperbolic modes
- Rotation and Vectoring modes
- Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm
- Programmable precision up to 20-bit
- Fast convergence: 4 bits per clock cycle
- Supports 16-bit and 32-bit fixed point input and output formats
- Low latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels

#### 3.9 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

#### **FMAC** features

- 16 x 16-bit multiplier
- 24+2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output sample buffers can be circular
- Buffer "watermark" feature reduces overhead in interrupt mode
- Filter functions: FIR, IIR (direct form 1)
- AHB slave interface
- DMA read and write data channels

#### 3.10 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, which can be ulteriorly compared with a reference signature generated at link-time and which can be stored at a given memory location.

### 3.11 Power supply management

#### 3.11.1 Power supply schemes

The STM32G431x6/x8/xB devices require a 1.71 V to 3.6 V V<sub>DD</sub> operating voltage supply. Several independent supplies, can be provided for specific peripherals:

- V<sub>DD</sub> = 1.71 V to 3.6 V
  - $V_{DD}$  is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- V<sub>DDA</sub> = 1.62 V to 3.6 V (see Section 5: Electrical characteristics for the minimum V<sub>DDA</sub> voltage required for ADC, DAC, COMP, OPAMP, VREFBUF operation).
   V<sub>DDA</sub> is the external analog power supply for A/D converters, D/A converters, voltage reference buffer, operational amplifiers and comparators. The V<sub>DDA</sub> voltage level is independent from the V<sub>DD</sub> voltage and should preferably be connected to V<sub>DD</sub> when these peripherals are not used.
- V<sub>BAT</sub> = 1.55 V to 3.6 V
  - $V_{BAT}$  is the power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

4

DS12589 Rev 6 21/198

VREF-. VREF+

V<sub>REF+</sub> is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.

When  $V_{DDA}$  < 2 V  $V_{REF+}$  must be equal to  $V_{DDA}$ .

When V<sub>DDA</sub> ≥ 2 V V<sub>REF+</sub> must be between 2 V and V<sub>DDA</sub>.

The internal voltage reference buffer supports three output voltages, which are configured with VRS bits in the VREFBUF\_CSR register:

- V<sub>RFF+</sub> = 2.048 V
- $V_{REF+} = 2.5 V$
- V<sub>REF+</sub> = 2.9 V

V<sub>REF-</sub> is double bonded with V<sub>SSA</sub>.

#### 3.11.2 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the device after power-on and during power down. The device remains in reset mode when the monitored supply voltage  $V_{\rm DD}$  is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the VPVD threshold. An interrupt can be generated when  $V_{DD}$  drops below the VPVD threshold and/or when  $V_{DD}$  is higher than the VPVD threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the device embeds a peripheral voltage monitor which compares the independent supply voltages V<sub>DDA</sub>, with a fixed threshold in order to ensure that the peripheral is in its functional supply range.

#### 3.11.3 Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device. The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power sleep and Stop modes. In Standby and Shutdown modes, both regulators are powered down and their outputs set in high-impedance state, such as to bring their current consumption close to zero.

The device supports dynamic voltage scaling to optimize its power consumption in Run mode. the voltage from the main regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

The main regulator (MR) operates in the following ranges:

- Range 1 boost mode with the CPU running at up to 170 MHz.
- Range 1 normal mode with CPU running at up to 150 MHz.
- Range 2 with a maximum CPU frequency of 26 MHz.

**4** 

#### 3.11.4 Low-power modes

By default, the microcontroller is in Run mode after system or power Reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**: In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Low-power run mode: This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16.
- **Low-power sleep mode:** This mode is entered from the low-power run mode. Only the CPU clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the Low power run mode.
- Stop mode: In Stop mode, the device achieves the lowest power consumption while retaining the SRAM and register contents. All clocks in the VCORE domain are stopped. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are disabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC). Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode, so as to get clock for processing the wakeup event.
- Standby mode: The Standby mode is used to achieve the lowest power consumption with brown-out reset, BOR. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 RC oscillator and the HSE crystal oscillator are also powered down. The RTC can remain active (Standby mode with RTC, Standby mode without RTC). The BOR always remains active in Standby mode. For each I/O, the software can determine whether a pull-up, a pull-down or no resistor shall be applied to that I/O during Standby mode. Upon entering Standby mode, SRAM and register contents are lost except for registers in the RTC domain and standby circuitry. The device exits Standby mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper), or when a failure is detected on LSE (CSS on LSE).
- Shutdown mode: The Shutdown mode allows to achieve the lowest power consumption. The internal regulator is switched off to power down the VCORE domain. The PLL, as well as the HSI16 and LSI RC-oscillators and HSE crystal oscillator are also powered down. The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC). The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode. Therefore, switching to RTC domain is not supported. SRAM and register contents are lost except for registers in the RTC domain. The device exits Shutdown mode upon external reset event (NRST pin), IWDG reset event, wakeup event (WKUP pin, configurable rising or falling edge) or RTC event (alarm, periodic wakeup, timestamp, tamper).

#### 3.11.5 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

4

DS12589 Rev 6 23/198

#### 3.11.6 V<sub>BAT</sub> operation

The  $V_{BAT}$  pin allows to power the device  $V_{BAT}$  domain from an external battery, an external supercapacitor, or from  $V_{DD}$  when there is no external battery and when an external supercapacitor is present. The  $V_{BAT}$  pin supplies the RTC with LSE and the backup registers. Three anti-tamper detection pins are available in  $V_{BAT}$  mode.

The  $V_{BAT}$  operation is automatically activated when  $V_{DD}$  is not present. An internal  $V_{BAT}$  battery charging circuit is embedded and can be activated when  $V_{DD}$  is present.

Note:

When the microcontroller is supplied from  $V_{BAT}$ , neither external interrupts nor RTC alarm/events exit the microcontroller from the  $V_{BAT}$  operation.

4

#### 3.12 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU resources thus power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Table 3. STM32G431x6/x8/xB peripherals interconnect matrix

Interconnect source	Interconnect destination	Interconnect action		Sleep	Low-power run	Stop
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	-
TIMx	ADCx DACx	Conversion triggers		Υ	Υ	-
	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	-
	TIMx Timers synchronization or chaining ADCx DACx Conversion triggers  DMA Memory to memory transfer trigger COMPx Comparator output blanking IRTIM Infrared interface output generation TIM1, 8 Timer input channel, trigger, break from analog signals comparison  LPTIMER1 Low-power timer triggered by analog signals comparison  TIM1, 8 Timer triggered by analog watchdog signals comparison  TIM1, 8 Timer triggered by analog watchdog TIM16 Timer input channel from RTC events  LPTIMER1 Low-power timer triggered by RTC alarms or tampers  S (internal TIM15, 16, 17 Clock source used as input channel for RC measurement and trimming TIM2 Timer triggered by USB SOF  TIM1, 8 Timer triggered by USB SOF  TIM2 Timer break  TIM2 External trigger  LPTIMER1 External trigger  ADCx Conversion external trigger	Υ	Υ	Υ	-	
TIM16/TIM17	IRTIM	Infrared interface output generation	Υ	Υ	Υ	-
COMPx	, -			Υ	Υ	-
COIVIFX	LPTIMER1			Υ	Υ	Υ
ADCx	TIM1, 8	Timer triggered by analog watchdog		Υ	Υ	-
RTC	TIM16	<u> </u>		Υ	Υ	-
	LPTIMER1			Υ	Υ	Υ
All clocks sources (internal and external)	TIM15, 16, 17	5, 16, 17 Clock source used as input channel for RC measurement and trimming		Υ	Υ	-
USB	TIM2	Timer triggered by USB SOF		Υ		-
CSS CPU (hard fault) RAM (parity error) Flash memory (ECC error) COMPx PVD				Υ	Υ	-
	TIMx	External trigger		Υ	Υ	-
GPIO	LPTIMER1	External trigger		Υ	Υ	-
	ADCx DACx	Conversion external trigger	Υ	Υ	Υ	-



DS12589 Rev 6 25/198

#### 3.13 Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different sources can deliver SYSCLK system clock:
  - 4 48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE).
     It can supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.
  - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can supply clock to system PLL.
  - System PLL with maximum output frequency of 170 MHz. It can be fed with HSE or HSI16 clocks.
- RC48 with clock recovery system (HSI48): internal HSIRC48 MHz clock source can be used to drive the USB or the RNG peripherals.
- Auxiliary clock source: two ultra-low-power clock sources for the real-time clock (RTC):
  - 32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for using an external clock.
  - 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to clock an independent watchdog.
- **Peripheral clock sources:** several peripherals (I2S, USART, I2C, LPTimer, ADC, SAI, RNG) have their own clock independent of the system clock.
- Clock security system (CSS): in the event of HSE clock failure, the system clock is automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE clock failure can also be detected and generate an interrupt.
- Clock-out capability:
  - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application
  - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes.

Several prescalers allow to configure the AHB frequency, the High-speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 170 MHz.

#### 3.14 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

#### 3.15 Direct memory access controller (DMA)

The device embeds 2 DMAs. Refer to *Table 4: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide a high-speed data transfer between peripherals and memory as well as from memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps the CPU resources free for other operations.

The two DMA controllers have 12 channels in total, each one dedicated to manage memory access requests from one or more peripherals. Each controller has an arbiter for handling the priority between DMA requests.

#### The DMA supports:

- 12 independently configurable channels (requests)
  - Each channel is connected to a dedicated hardware DMA request, a software trigger is also supported on each channel. This configuration is done by software.
- Priorities between requests from channels of one DMA are both software programmable (4 levels: very high, high, medium, low) or hardware programmable in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA half transfer, DMA transfer complete and DMA transfer error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory, memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

#### **Table 4. DMA implementation**

DMA features	DMA1	DMA2	
Number of regular channels	6	6	

DS12589 Rev 6 27/198

#### 3.16 DMA request router (DMAMUX)

When a peripheral indicates a request for DMA transfer by setting its DMA request line, the DMA request is pending until it is served and the corresponding DMA request line is reset. The DMA request router allows to route the DMA control lines between the peripherals and the DMA controllers of the product.

An embedded multi-channel DMA request generator can be considered as one of such peripherals. The routing function is ensured by a multi-channel DMA request line multiplexer. Each channel selects a unique set of DMA control lines, unconditionally or synchronously with events on synchronization inputs.

For simplicity, the functional description is limited to DMA request lines. The other DMA control lines are not shown in figures or described in the text. The DMA request generator produces DMA requests following events on DMA request trigger inputs.

#### 3.17 Interrupts and events

#### 3.17.1 **Nested vectored interrupt controller (NVIC)**

The STM32G431x6/x8/xB devices embed a nested vectored interrupt controller which is able to manage 16 priority levels, and to handle up to 71 maskable interrupt channels plus the 16 interrupt lines of the Cortex<sup>®</sup>-M4.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

#### 3.17.2 Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 39 edge detector lines used to generate interrupt/event requests and to wake-up the system from the Stop mode. Each external line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently.

A pending register maintains the status of the interrupt requests. The internal lines are connected to peripherals with wakeup from Stop mode capability. The EXTI can detect an external line with a pulse width shorter than the internal clock period. Up to 86 GPIOs can be connected to the 16 external interrupt lines.

#### 3.18 Analog-to-digital converter (ADC)

The device embeds two successive approximation analog-to-digital converters with the following features:

- 12-bit native resolution, with built-in calibration
- 4 Msps maximum conversion rate with full resolution
  - Down to 41.67 ns sampling time
  - Increased conversion rate for lower resolution (up to 6.66 Msps for 6-bit resolution)
- One external reference pin is available on all packages, allowing the input voltage range to be independent from the power supply
- Single-ended and differential mode inputs
- Low-power design
  - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
  - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
  - Single-shot or continuous/discontinuous sequencer-based scan mode: 2 groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
  - Each ADC support multiple trigger inputs for synchronization with on-chip timers and external signals
  - Results stored into a data register or in RAM with DMA controller support
  - Data pre-processing: left/right alignment and per channel offset compensation
  - Built-in oversampling unit for enhanced SNR
  - Channel-wise programmable sampling time
  - Analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
  - Hardware assistant to prepare the context of the injected channels to allow fast context switching
  - Flexible sample time control
  - Hardware gain and offset compensation

#### 3.18.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{TS}$  that varies linearly with temperature. The temperature sensor is internally connected to the ADC1\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

4

DS12589 Rev 6 29/198

Calibration value nameDescriptionMemory addressTS\_CAL1TS ADC raw data acquired at a temperature of 30 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V } (\pm$  10 mV)0x1FFF 75A8 - 0x1FFF 75A9TS\_CAL2TS ADC raw data acquired at a temperature of 130 °C ( $\pm$  5 °C),  $V_{DDA} = V_{REF+} = 3.0 \text{ V } (\pm$  10 mV)0x1FFF 75CA - 0x1FFF 75CB

Table 5. Temperature sensor calibration values

#### 3.18.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and the comparators. The VREFINT is internally connected to the ADC1\_IN18 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Table 6. Internal voltage reference calibration values

Calibration value name	Description	Memory address		
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V <sub>DDA</sub> = V <sub>REF+</sub> = 3.0 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB		

#### 3.18.3 V<sub>BAT</sub> battery voltage monitoring

This embedded hardware enables the application to measure the  $V_{BAT}$  battery voltage using the internal ADC1\_IN17 channel. As the  $V_{BAT}$  voltage may be higher than the  $V_{DDA}$ , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by 3. As a consequence, the converted digital value is one third of the  $V_{BAT}$  voltage.

### 3.19 Digital to analog converter (DAC)

Four 12 bit DAC channels (2 external buffered and 2 internal unbuffered) can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels
- 8-bit or 12-bit output mode
- Buffer offset calibration (factory and user trimming)
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Saw tooth wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Sample and hold low-power mode, with internal or external capacitor
- Up to 1 Msps for external output and 15 Msps for internal output

The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

#### **Voltage reference buffer (V<sub>REFBUF</sub>)** 3.20

The STM32G431x6/x8/xB devices embed a voltage reference buffer which can be used as voltage reference for ADC, DACs and also as voltage reference for external components through the VREF+ pin.

The internal voltage reference buffer supports three voltages:

- 2.048 V
- 2.5 V
- 2.9 V

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with V<sub>DDA</sub> on some packages. In these packages the internal voltage reference buffer is not available.

VREFBUF DAC, ADC VRFF+ Bandgap Low frequency 100 nF cut-off capacitor MSv40197V1

Figure 3. Voltage reference buffer

DS12589 Rev 6

#### 3.21 Comparators (COMP)

The STM32G431x6/x8/xB devices embed four rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers.

#### 3.22 Operational amplifier (OPAMP)

The STM32G431x6/x8/xB devices embed three operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- 13 MHz bandwidth
- Rail-to-rail input/output
- PGA with a non-inverting gain ranging of 2, 4, 8, 16, 32 or 64 or inverting gain ranging of -1, -3, -7, -15, -31 or -63

#### 3.23 Random number generator (RNG)

All devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

## 3.24 Timers and watchdogs

The STM32G431x6/x8/xB devices include two advanced motor control timers, up to six general-purpose timers, two basic timers, one low-power timer, two watchdog timers and a SysTick timer. The table below compares the features of the advanced motor control, general purpose and basic timers.

Table 7. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs
Advanced motor control	TIM1, TIM8	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	4
General- purpose	TIM2	32-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No
General- purpose	TIM3, TIM4	16-bit	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No



**DMA** Capture/ Counter Counter Prescaler Complementary request **Timer** compare Timer type resolution outputs type factor generation channels Any integer Generalbetween 1 and 2 TIM15 16-bit Up Yes 1 purpose 65536 Any integer General-**TIM16, TIM17** 16-bit between 1 and Up Yes 1 1 purpose 65536 Any integer Basic TIM6, TIM7 16-bit Up between 1 and Yes 0 No 65536

Table 7. Timer feature comparison (continued)

#### 3.24.1 Advanced motor control timer (TIM1, TIM8)

The advanced motor control timers can each be seen as a four-phase PWM multiplexed on 8 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- · One-pulse mode output

In debug mode, the advanced motor control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in Section 3.24.2) using the same architecture, so the advanced motor control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

4

DS12589 Rev 6

33/198

## 3.24.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32G431x6/x8/xB devices (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

TIM2, TIM3, and TIM4

They are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and TIM4 have 16-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

TIM15, 16 and 17

They are general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

#### 3.24.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebases.

Ay/

#### 3.24.4 Low-power timer (LPTIM1)

The devices embed a low-power timer. This timer has an independent clock and are running in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the system from Stop mode.

LPTIM1 is active in Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
  - Internal clock sources: LSE, LSI, HSI16 or APB clock
  - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- · Programmable digital glitch filter
- Encoder mode

#### 3.24.5 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and an 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.24.6 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.24.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

4

DS12589 Rev 6 35/198

#### 3.25 Real-time clock (RTC) and backup registers

The RTC supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.
- Two programmable alarms.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Timestamp feature which can be used to save the calendar content. This function can
  be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to
  V<sub>BAT</sub> mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC is supplied through a switch that takes power either from the  $V_{DD}$  supply when present or from the VBAT pin.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- The internal low power RC oscillator (LSI, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32.

The RTC is functional in  $V_{BAT}$  mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in  $V_{BAT}$  mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp) can generate an interrupt and wakeup the device from the low-power modes.

### 3.26 Tamper and backup registers (TAMP)

- 16 32-bit backup registers, retained in all low-power modes and also in V<sub>BAT</sub> mode.
  They can be used to store sensitive data as their content is protected by an tamper detection circuit. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.
- Up to three tamper pins for external tamper detection events. The external tamper pins can be configured for edge detection, edge and level, level detection with filtering.
- Five internal tampers events.
- Any tamper detection can generate a RTC timestamp event.
- Any tamper detection erases the backup registers.
- Any tamper detection can generate an interrupt and wake-up the device from all lowpower modes.



### 3.27 Infrared transmitter

The STM32G431x6/x8/xB devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

TIM17\_CH1

TIM16\_CH1

TIM16\_CH1

MS30474V2

Figure 4. Infrared transmitter

# 3.28 Inter-integrated circuit interface (I<sup>2</sup>C)

The device embeds three I2Cs. Refer to *Table 8: I2C implementation* for the features implementation.

The I<sup>2</sup>C bus interface handles communications between the microcontroller and the serial I<sup>2</sup>C bus. It controls all I<sup>2</sup>C bus-specific sequencing, protocol, arbitration and timing.

### The I2C peripheral supports:

- I<sup>2</sup>C-bus specification and user manual rev. 5 compatibility:
  - Slave and master modes, multimaster capability
  - Standard-mode (Sm), with a bitrate up to 100 kbit/s
  - Fast-mode (Fm), with a bitrate up to 400 kbit/s
  - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
  - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
  - Programmable setup and hold times
  - Optional clock stretching
- System management bus (SMBus) specification rev 2.0 compatibility:
  - Hardware PEC (packet error checking) generation and verification with ACK control
  - Address resolution protocol (ARP) support
  - SMBus alert
- Power system management protocol (PMBus<sup>TM</sup>) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 8. I2C implementation

I2C features <sup>(1)</sup>	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х
Wakeup from Stop mode on address match	Х	Х	Х

1. X: supported

# 3.29 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32G431x6/x8/xB devices have three embedded universal synchronous receiver transmitters (USART1, USART2 and USART3) and one universal asynchronous receiver transmitters (UART4).

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 driver enable.

The USART1, USART2 and USART3 also provide a Smartcard mode (ISO 7816 compliant) and an SPI-like communication capability.

The USART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the USARTx (x=1,2,3,4) to wake up the MCU from Stop mode. The wakeup from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

All USART interfaces can be served by the DMA controller.

USART modes/features<sup>(1)</sup> **USART1 USART2 USART3** LPUART1 **UART4** Hardware flow control for modem Х Χ Χ Χ Χ Χ Continuous communication using DMA Χ Χ Χ Χ Χ Χ Χ Χ Multiprocessor communication Χ Χ Χ Χ Synchronous mode Smartcard mode Χ Χ Χ Χ Χ Single-wire half-duplex communication Χ Χ Χ IrDA SIR ENDEC block Χ Χ Χ Х Χ LIN mode Χ Х Χ Dual clock domain Χ Χ Χ Χ Х Wakeup from Stop mode Χ Χ Χ Χ Χ Receiver timeout interrupt Χ Χ Χ Χ Modbus communication Χ Χ Χ Χ Auto baud rate detection X (4 modes) **Driver Enable** Χ Х Χ Χ Χ LPUART/USART data length 7. 8 and 9 bits

Table 9. USART/UART/LPUART features

4

DS12589 Rev 6 39/198

USART modes/features <sup>(1)</sup>	USART1	USART2	USART3	UART4	LPUART1
Tx/Rx FIFO			Х		
Tx/Rx FIFO size			8		

Table 9. USART/UART/LPUART features (continued)

# 3.30 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32G431x6/x8/xB devices embed one Low-Power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART comes with a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default. It has a clock domain independent from the CPU clock, and can wakeup the system from Stop mode. The wake up from Stop mode can be done on:

- Start bit detection
- Any received data frame
- A specific programmed data frame
- Some specific TXFIFO/RXFIFO status interrupts when FIFO mode is enabled

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

# 3.31 Serial peripheral interface (SPI)

Three SPI interfaces allow communication up to 75 Mbits/s in master and up to 41 Mbits/s in slave, half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and hardware CRC calculation.

Two standard I<sup>2</sup>S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

All SPI interfaces can be served by the DMA controller.

47/

<sup>1.</sup> X = supported.

# 3.32 Serial audio interfaces (SAI)

The device embeds 1 SAI. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

### 3.32.1 SAI peripheral supports

- Two independent audio sub-blocks which can be transmitters or receivers with their respective FIFO.
- 8-word integrated FIFOs for each audio sub-block.
- Synchronous or asynchronous mode between the audio sub-blocks.
- Master or slave configuration independent for both audio sub-blocks.
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode.
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit.
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out.
- Up to 16 slots available with configurable size and with the possibility to select which
  ones are active in the audio frame.
- Number of bits by frame may be configurable.
- Frame synchronization active level configurable (offset, bit length, level).
- First active bit position in the slot is configurable.
- LSB first or MSB first for data transfer.
- Mute mode.
- Stereo/Mono audio frame capability.
- Communication clock strobing edge configurable (SCK).
- Error flags with associated interrupts if enabled respectively.
  - Overrun and underrun detection.
  - Anticipated frame synchronization signal detection in slave mode.
  - Late frame synchronization signal detection in slave mode.
  - Codec not ready for the AC'97 mode in reception.
- Interruption sources when enabled:
  - Errors.
  - FIFO requests.
- DMA interface with 2 dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 10. SAI features implementation

SAI features	Support <sup>(1)</sup>
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	Х
Mute mode	X
Stereo/Mono audio frame capability	Х
16 slots	Х



DS12589 Rev 6 41/198

SAI features	Support <sup>(1)</sup>
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	Х
FIFO size	X (8 word)
SPDIF	Х

Table 10. SAI features implementation (continued)

# 3.33 Controller area network (FDCAN1)

The controller area network (CAN) subsystem consists of one CAN module and message RAM memory.

The CAN module (FDCAN) is compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 1-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers.

# 3.34 Universal serial bus (USB)

The STM32G431x6/x8/xB devices embed a full-speed USB device peripheral compliant with the USB specification version 2.0. The internal USB PHY supports USB FS signaling, embedded DP pull-up and also battery charging detection according to Battery Charging Specification Revision 1.2. The USB interface implements a full-speed (12 Mbit/s) function interface with added support for USB 2.0 Link Power Management. It has software-configurable endpoint setting with packet memory up-to 1 Kbyte and suspend/resume support. It requires a precise 48 MHz clock which can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator in automatic trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) which allows crystal less operation.

# 3.35 USB Type-C<sup>™</sup> / USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Rev. 1.2 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB Power Delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- "Dead battery" support
- USB Power Delivery message transmission and reception
- FRS (fast role swap) support

4

<sup>1.</sup> X: supported.

The digital controller handles notably:

- USB Type-C level detection with de-bounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB Power Delivery payload, generating interrupts (DMA compatible)
- USB Power Delivery timing dividers (including a clock pre-scaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB Power Delivery messages and FRS signaling.

# 3.36 Clock recovery system (CRS)

The devices embed a special block which allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, which could be either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS\_SYNC pin or generated by user software. For faster lock-in during startup it is also possible to combine automatic trimming with manual trimming action.

# 3.37 Development support

### 3.37.1 Serial wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could be re-use as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 3.37.2 Embedded trace macrocell™

The Arm embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32G431x6/x8/xB devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The Embedded trace macrocell operates with third party debugger software tools.


4

DS12589 Rev 6 43/198

# 4 Pinouts and pin description

# 4.1 UFQFPN32 pinout description


Figure 5. STM32G431x6/x8/xB UFQFPN32 pinout



1. The above figure shows the package top view.

# 4.2 LQFP32 pinout description

Figure 6. STM32G431x6/x8/xB LQFP32 pinout



1. The above figure shows the package top view.

# 4.3 UFQFPN48 pinout description

VDD
PB9
PB8-B00T0
PB7
PB6
PB5
PB4
PB3
PC11
PC10
PA15  $\overline{0}$ PA13 **VRAT** 36 ( PC13 35 ( VDD ⊃ 2 PC14-OSC32\_IN PA12 **7** 3 34 ( PC15-OSC32\_OUT 33  $\subset$ PA11 PF0-OSC\_IN 32 PA10 PF1-OSC\_OUT ⊃ 6 31 ( PA9 UFQFPN48 PG10-NRST 30 PA8 7 PA0 29 PC6 28 PB15 PA1 ⊃ 9 PA2 27 ( PB14 26 ( PB13 PA3 ⊃ 11 14 115 117 118 119 220 221 23 VDDA PB10 PA5 PA6 PA7 PC4 PB0 MSv47172V1

Figure 7. STM32G431x6/x8/xB UFQFPN48 pinout

- 1. The above figure shows the package top view.
- 2. VSS pads are connected to the exposed pad.

# 4.4 LQFP48 pinout description




Figure 8. STM32G431x6/x8/xB LQFP48 pinout


1. The above figure shows the package top view.

47/

DS12589 Rev 6 45/198

### **WLCSP49** ballout description 4.5


Figure 9. STM32G431x6/x8/xB WLCSP49 ballout



1. The above figure shows the package top view.

### LQFP64 pinout description 4.6

Figure 10. STM32G431x6/x8/xB LQFP64 pinout




1. The above figure shows the package top view.

DS12589 Rev 6 46/198

# 4.7 UFBGA64 ballout description

Figure 11. STM32G431x6/x8/xB UFBGA64 ballout



1. The above figure shows the package top view.

577

DS12589 Rev 6 47/198

# 4.8 LQFP80 pinout description




Figure 12. STM32G431x6/x8/xB LQFP80 pinout

1. The above figure shows the package top view.

**57**/

# 4.9 LQFP100 pinout description




Figure 13. STM32G431x6/x8/xB LQFP100 pinout

1. The above figure shows the package top view.

47/

DS12589 Rev 6 49/198

# 4.10 Pin definition

Table 11. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition							
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name							
	S	Supply pin							
Pin type	I	put only pin							
	I/O	Input / output pin							
	FT	5 V tolerant I/O							
	TT	3.6 V tolerant I/O							
	В	Dedicated BOOT0 pin							
	NRST	Bidirectional reset pin with embedded weak pull-up resistor							
I/O structure	Option for TT or FT I/Os								
i/O structure	_a <sup>(1)</sup>	I/O, with Analog switch function supplied by V <sub>DDA</sub>							
	_c	I/O, USB Type-C PD capable							
	_d	I/O, USB Type-C PD Dead Battery function							
	_f <sup>(2)</sup>	I/O, Fm+ capable							
	_u <sup>(3)</sup>	I/O, with USB function							
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset							
	Alternate functions	Functions selected through GPIOx_AFR registers							
Pin functions	Additional functions	Functions directly selected/enabled through peripheral registers							

<sup>1.</sup> The related I/O structures in *Table 12* are: FT\_a, FT\_fa, TT\_a.

<sup>2.</sup> The related I/O structures in *Table 12* are: FT\_f, FT\_fa.

<sup>3.</sup> The related I/O structures in *Table 12* are FT\_u.

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup>

			Pir	Nur	nber									
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	1	1	1	-	-	-	-	1	PE2	I/O	FT	-	TRACECK, TIM3_CH1, SAI1_CK1, SAI1_MCLK_A, EVENTOUT	-
-	1	1	1	-	-	-	-	2	PE3	I/O	FT	-	TRACED0, TIM3_CH2, SAI1_SD_B, EVENTOUT	-
-	-	1	1	-	-	-	-	3	PE4	I/O	FT	-	TRACED1, TIM3_CH3, SAI1_D2, SAI1_FS_A, EVENTOUT	-
-	-	1	1	-	-	-	-	4	PE5	I/O	FT	-	TRACED2, TIM3_CH4, SAI1_CK2, SAI1_SCK_A, EVENTOUT	-
-	-	1	1	-	-	-	-	5	PE6	I/O	FT	-	TRACED3, SAI1_D1, SAI1_SD_A, EVENTOUT	WKUP3, RTC_TAMP3
-	-	1	1	В7	1	C2	1	6	VBAT	S	-	-	-	-
-	-	2	2	C5	2	B1	2	7	PC13	I/O	FT	(2)	TIM1_BKIN, TIM1_CH1N, TIM8_CH4N, EVENTOUT	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT1
-	-	3	3	C7	3	C1	3	8	PC14- OSC32_IN	I/O	FT	(2) (3)	EVENTOUT	OSC32_IN
-	-	4	4	D7	4	D1	4	9	PC15- OSC32_OUT	I/O	FT	(2)	EVENTOUT	OSC32_OUT
-	-	1	1	-	-	-	-	10	PF9	I/O	FT	-	TIM15_CH1, SPI2_SCK, SAI1_FS_B, EVENTOUT	-
-	1	1	1	-	-	-	•	11	PF10	I/O	FT	-	TIM15_CH2, SPI2_SCK, SAI1_D3, EVENTOUT	-
2	2	5	5	E7	5	E1	5	12	PF0-OSC_IN	I/O	FT_fa	-	I2C2_SDA, SPI2_NSS/ I2S2_WS, TIM1_CH3N, EVENTOUT	ADC1_IN10, OSC_IN
3	3	6	6	E6	6	F1	6	13	PF1- OSC_OUT	I/O	FT_a	-	SPI2_SCK/ I2S2_CK, EVENTOUT	ADC2_IN10, COMP3_INM, OSC_OUT
4	4	7	7	C6	7	D2	7	14	PG10-NRST	I/O	NRST (4)	-	MCO, EVENTOUT	NRST

**\7**/

DS12589 Rev 6 51/198

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

			Pir	n Nur		<u> </u>	011.		INO/NO/NE	<i>y</i> p			(continued)	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	1	- 1	1	- 1	8	E2	8	15	PC0	I/O	FT_a	-	LPTIM1_IN1, TIM1_CH1, LPUART1_RX, EVENTOUT	ADC12_IN6, COMP3_INM
-	ı	1	ı	1	9	СЗ	9	16	PC1	I/O	TT_a	-	LPTIM1_OUT, TIM1_CH2, LPUART1_TX, SAI1_SD_A, EVENTOUT	ADC12_IN7, COMP3_INP
-	1	1	1	1	10	D3	10	17	PC2	I/O	FT_a	-	LPTIM1_IN2, TIM1_CH3, COMP3_OUT, EVENTOUT	ADC12_IN8
-	1	-	1	-	11	G1	11	18	PC3	I/O	FT_a	-	LPTIM1_ETR, TIM1_CH4, SAI1_D1, TIM1_BKIN2, SAI1_SD_A, EVENTOUT	ADC12_IN9
-	1	-	1	-	-	1	-	19	PF2	I/O	FT	-	I2C2_SMBA, EVENTOUT	-
5	5	8	8	F7	12	F2	12	20	PA0	I/O	TT_a	-	TIM2_CH1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TIM8_ETR, TIM2_ETR, EVENTOUT	ADC12_IN1, COMP1_INM, COMP3_INP, RTC_TAMP2, WKUP1
6	6	9	9	D6	13	E3	13	21	PA1	I/O	TT_a	-	RTC_REFIN, TIM2_CH2, USART2_RTS_DE, TIM15_CH1N, EVENTOUT	ADC12_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP
7	7	10	10	F6	14	F3	14	22	PA2	I/O	TT_a	-	TIM2_CH3, USART2_TX, COMP2_OUT, TIM15_CH1, LPUART1_TX, UCPD1_FRSTX, EVENTOUT	ADC1_IN3, COMP2_INM, OPAMP1_VOUT, WKUP4/ LSCO
-	-	-	-	-	15	G2	15	23	VSS	S	-	-	-	-
-	-	-	1	1	16	H1	16	24	VDD	S	-	-	-	-
8	8	11	11	G7	17	H2	17	25	PA3	I/O	TT_a	-	TIM2_CH4, SAI1_CK1, USART2_RX, TIM15_CH2, LPUART1_RX, SAI1_MCLK_A, EVENTOUT	ADC1_IN4, COMP2_INP, OPAMP1_VINM/ OPAMP1_VINP



Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

	Pin Number									•			(continued)	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
9	9	12	12	E5	18	D4	18	26	PA4	I/O	TT_a	1	TIM3_CH2, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_CK, SAI1_FS_B, EVENTOUT	ADC2_IN17, DAC1_OUT1, COMP1_INM
10	10	13	13	F5	19	E4	19	27	PA5	I/O	TT_a	1	TIM2_CH1, TIM2_ETR, SPI1_SCK, UCPD1_FRSTX, EVENTOUT	ADC2_IN13, DAC1_OUT2, COMP2_INM, OPAMP2_VINM
11	11	14	14	G6	20	G3	20	28	PA6	I/O	TT_a	1	TIM16_CH1, TIM3_CH1, TIM8_BKIN, SPI1_MISO, TIM1_BKIN, COMP1_OUT, LPUART1_CTS, EVENTOUT	ADC2_IN3, OPAMP2_VOUT
12	12	15	15	D5	21	НЗ	21	29	PA7	I/O	TT_a	1	TIM17_CH1, TIM3_CH2, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT, UCPD1_FRSTX, EVENTOUT	ADC2_IN4, COMP2_INP, OPAMP1_VINP, OPAMP2_VINP
-	1	16	,	D4	22	D5	22	30	PC4	I/O	FT_fa	-	TIM1_ETR, I2C2_SCL, USART1_TX, EVENTOUT	ADC2_IN5
-	,	1			23	F4	23	31	PC5	I/O	TT_a	-	TIM15_BKIN, SAI1_D3, TIM1_CH4N, USART1_RX, EVENTOUT	ADC2_IN11, OPAMP1_VINM, OPAMP2_VINM, WKUP5
13	13	17	16	G5	24	E5	24	32	PB0	I/O	TT_a	-	TIM3_CH3, TIM8_CH2N, TIM1_CH2N, UCPD1_FRSTX, EVENTOUT	ADC1_IN15, COMP4_INP, OPAMP2_VINP, OPAMP3_VINP
-	-	18	17	E4	25	F5	25	33	PB1	I/O	TT_a	-	TIM3_CH4, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, LPUART1_RTS_DE, EVENTOUT	ADC1_IN12, COMP1_INP, OPAMP3_VOUT
-	-	19	18	F4	26	H4	26	34	PB2	I/O	TT_a	-	RTC_OUT2, LPTIM1_OUT, I2C3_SMBA, EVENTOUT	ADC2_IN12, COMP4_INM, OPAMP3_VINM



DS12589 Rev 6 53/198

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

			Pir	n Nur						<b>P</b>			(continued)	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
14	14	ı	19	G4	27	G4	27	35	VSSA	S	-	1	-	-
-	1	20	20	F3	28	G5	28	36	VREF+	S	-	1	-	VREFBUF_OUT
-	-	21	21	G3	29	H5	29	37	VDDA	S	-	-	-	-
15	15	-	-	-	-	-	-	-	VDDA/VREF+	S	-	-	-	-
-	1	ı	1	1	ı	-	30	38	PE7	I/O	TT_a	'	TIM1_ETR, SAI1_SD_B, EVENTOUT	COMP4_INP
-	1	-	1	-	-	-	31	39	PE8	I/O	FT_a	-	TIM1_CH1N, SAI1_SCK_B, EVENTOUT	COMP4_INM
-	-	-	-	-	-	-	32	40	PE9	I/O	FT	-	TIM1_CH1, SAI1_FS_B, EVENTOUT	-
-	-	-	-	-	-	-	33	41	PE10	I/O	FT	-	TIM1_CH2N, SAI1_MCLK_B, EVENTOUT	-
-	-	-	-	-	-	-	34	42	PE11	I/O	FT	-	TIM1_CH2, EVENTOUT	-
-	-	-	-	-	-	-	35	43	PE12	I/O	FT	-	TIM1_CH3N, EVENTOUT	-
-	-	-	-	-	-	-	36	44	PE13	I/O	FT	-	TIM1_CH3, EVENTOUT	-
-	-	-	-	-	-	-	37	45	PE14	I/O	FT	-	TIM1_CH4, TIM1_BKIN2, EVENTOUT	-
-	1	-	-	-	-	-	38	46	PE15	I/O	FT	-	TIM1_BKIN, TIM1_CH4N, USART3_RX, EVENTOUT	-
-	1	22	22	F2	30	Н6	39	47	PB10	I/O	TT_a	-	TIM2_CH3, USART3_TX, LPUART1_RX, TIM1_BKIN, SAI1_SCK_A, EVENTOUT	OPAMP3_VINM
16	16	-	23	G2	31	G7	40	48	VSS	S	-	-	-	-
17	17	23	24	G1	32	H8	41	49	VDD	S	-	-	-	-
-	-	24	25	E3	33	H7	42	50	PB11	I/O	FT_a	-	TIM2_CH4, USART3_RX, LPUART1_TX, EVENTOUT	ADC12_IN14



Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

			Pir	n Nur	nber									
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	25	26	F1	34	G8	43	51	PB12	I/O	FT_a	1	I2C2_SMBA, SPI2_NSS/ I2S2_WS, TIM1_BKIN, USART3_CK, LPUART1_RTS_DE, EVENTOUT	ADC1_IN11
-	-	26	27	E2	35	G6	44	52	PB13	I/O	TT_a	1	SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS, LPUART1_CTS, EVENTOUT	OPAMP3_VINP
-	-	27	28	D3	36	F8	45	53	PB14	I/O	TT_a	1	TIM15_CH1, SPI2_MISO, TIM1_CH2N, USART3_RTS_DE, COMP4_OUT, EVENTOUT	ADC1_IN5, OPAMP2_VINP
-	-	28	29	E1	37	F7	46	54	PB15	I/O	FT_a	-	RTC_REFIN, TIM15_CH2, TIM15_CH1N, COMP3_OUT, TIM1_CH3N, SPI2_MOSI/ I2S2_SD, EVENTOUT	ADC2_IN15
-	-	-	-	-	-	-	47	55	PD8	I/O	FT_a	-	USART3_TX, EVENTOUT	-
-	-	-	-	-	-	-	48	56	PD9	I/O	FT	-	USART3_RX, EVENTOUT	-
-	-	-	1	-	-	-	49	57	PD10	I/O	FT	-	USART3_CK, EVENTOUT	-
-	-	-	-	-	-	-	-	58	PD11	I/O	FT_a	-	USART3_CTS, EVENTOUT	-
-	-	-	-	-	-	-	-	59	PD12	I/O	FT	-	TIM4_CH1, USART3_RTS_DE, EVENTOUT	-
-	-	1	-	1	-	-	1	60	PD13	I/O	FT	1	TIM4_CH2, EVENTOUT	-
-	-	-	-	-	-	-	-	61	PD14	I/O	TT_a	-	TIM4_CH3, EVENTOUT	OPAMP2_VINP
-	-	-	-	-	-	-	-	62	PD15	I/O	FT	-	TIM4_CH4, SPI2_NSS, EVENTOUT	-
-	-	-	-	-	-	-	50	63	VSS	S	-	-	-	-
-	-	-	-	-	-	-	51	64	VDD	S	-	-	-	-



DS12589 Rev 6 55/198

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

	Pin Number								J-TO I NO/NO/NE	•			Continued	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	29	-	D1	38	E8	52	65	PC6	I/O	FT	-	TIM3_CH1, TIM8_CH1, I2S2_MCK, EVENTOUT	-
-	-	-	-	-	39	E7	53	66	PC7	I/O	FT	-	TIM3_CH2, TIM8_CH2, I2S3_MCK, EVENTOUT	-
-	-	-	-	-	40	F6	54	67	PC8	I/O	FT_f	-	TIM3_CH3, TIM8_CH3, I2C3_SCL, EVENTOUT	-
-	-	-	-	-	41	D8	55	68	PC9	I/O	FT_f	-	TIM3_CH4, TIM8_CH4, I2SCKIN, TIM8_BKIN2, I2C3_SDA, EVENTOUT	-
18	18	30	30	D2	42	E6	56	69	PA8	I/O	FT_f	-	MCO, I2C3_SCL, I2C2_SDA, I2S2_MCK, TIM1_CH1, USART1_CK, TIM4_ETR, SAI1_CK2, SAI1_SCK_A, EVENTOUT	-
19	19	31	31	С3	43	D7	57	70	PA9	I/O	FT_fd	-	I2C3_SMBA, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, TIM15_BKIN, TIM2_CH3, SAI1_FS_A, EVENTOUT	UCPD1_DBCC1
20	20	32	32	C2	44	D6	58	71	PA10	I/O	FT_d a	-	TIM17_BKIN, USB_CRS_SYNC, I2C2_SMBA, SPI2_MISO, TIM1_CH3, USART1_RX, TIM2_CH4, TIM8_BKIN, SAI1_D1, SAI1_SD_A, EVENTOUT	UCPD1_DBCC2
21	21	33	33	C1	45	C8	59	72	PA11	I/O	FT_u	-	SPI2_MOSI/ I2S2_SD, TIM1_CH1N, USART1_CTS, COMP1_OUT, FDCAN1_RX, TIM4_CH1, TIM1_CH4, TIM1_BKIN2, EVENTOUT	USB_DM

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

			Pir	n Nur									(continued)	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
22	22	34	34	B1	46	В8	60	73	PA12	I/O	FT_u	1	TIM16_CH1, I2SCKIN, TIM1_CH2N, USART1_RTS_DE, COMP2_OUT, FDCAN1_TX, TIM4_CH2, TIM1_ETR, EVENTOUT	USB_DP
-	-	-	35	ı	47	В7	61	74	VSS	S	1	1	-	-
-	-	35	36	-	48	A8	62	75	VDD	S	-	-	-	-
23	23	36	37	B2	49	C7	63	76	PA13	I/O	FT_f	(5)	SWDIO-JTMS, TIM16_CH1N, I2C1_SCL, IR_OUT, USART3_CTS, TIM4_CH3, SAI1_SD_B, EVENTOUT	-
24	24	37	38	В3	50	C6	64	77	PA14	I/O	FT_f	(5)	SWCLK-JTCK, LPTIM1_OUT, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX, SAI1_FS_B, EVENTOUT	-
25	25	38	39	A1	51	A7	65	78	PA15	I/O	FT_f	(5)	JTDI, TIM2_CH1, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/ I2S3_WS, USART2_RX, UART4_RTS_DE, TIM1_BKIN, TIM2_ETR, EVENTOUT	-
-	-	39	1	-	52	C5	66	79	PC10	I/O	FT	-	TIM8_CH1N, UART4_TX, SPI3_SCK/ I2S3_CK, USART3_TX, EVENTOUT	-
-	-	40	-	A2	53	В6	67	80	PC11	I/O	FT_f	1	TIM8_CH2N, UART4_RX, SPI3_MISO, USART3_RX, I2C3_SDA, EVENTOUT	-



DS12589 Rev 6 57/198

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

			Pir	n Nur									(continued)	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	1	1	1	-	54	A6	68	81	PC12	I/O	FT	1	TIM8_CH3N, SPI3_MOSI/ I2S3_SD, USART3_CK, UCPD1_FRSTX, EVENTOUT	-
-	1	1	1	1	-	-	69	82	PD0	I/O	FT	1	TIM8_CH4N, FDCAN1_RX, EVENTOUT	-
-	-	-	-	-	-	-	70	83	PD1	I/O	FT	-	TIM8_CH4, TIM8_BKIN2, FDCAN1_TX, EVENTOUT	-
-	-	-	-	-	55	B5	71	84	PD2	I/O	FT	-	TIM3_ETR, TIM8_BKIN, EVENTOUT	-
-	-	-	-	-	-	-	-	85	PD3	I/O	FT	-	TIM2_CH1/ TIM2_ETR, USART2_CTS, EVENTOUT	-
-	-	-	-	-	-	-	-	86	PD4	I/O	FT	-	TIM2_CH2, USART2_RTS_DE, EVENTOUT	-
-	-	-	-	-	-	-	-	87	PD5	I/O	FT	-	USART2_TX, EVENTOUT	-
-	-	-	-	-	-	-	-	88	PD6	I/O	FT	-	TIM2_CH4, SAI1_D1, USART2_RX, SAI1_SD_A, EVENTOUT	-
-	1	-	1	-	-	-	-	89	PD7	I/O	FT	1	TIM2_CH3, USART2_CK, EVENTOUT	-
26	26	41	40	А3	56	A5	72	90	PB3	I/O	FT	(5)	JTDO-TRACESWO, TIM2_CH2, TIM4_ETR, USB_CRS_SYNC, TIM8_CH1N, SPI1_SCK, SPI3_SCK/ I2S3_CK, USART2_TX, TIM3_ETR, SAI1_SCK_B, EVENTOUT	-



Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

			Pir	Nun									(continued)	
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
27	27	42	41	B4	57	C4	73	91	PB4	I/O	FT_c	(5) (6)	JTRST, TIM16_CH1, TIM3_CH1, TIM8_CH2N, SPI1_MISO, SPI3_MISO, USART2_RX, TIM17_BKIN, SAI1_MCLK_B, EVENTOUT	UCPD1_CC2
28	28	43	42	A43	58	B4	74	92	PB5	I/O	FT_f	-	TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBA, SPI1_MOSI, SPI3_MOSI/ I2S3_SD, USART2_CK, I2C3_SDA, TIM17_CH1, LPTIM1_IN1, SAI1_SD_B, EVENTOUT	-
29	29	44	43	C4	59	A4	75	93	PB6	I/O	FT_c	(6)	TIM16_CH1N, TIM4_CH1, TIM8_CH1, TIM8_ETR, USART1_TX, COMP4_OUT, TIM8_BKIN2, LPTIM1_ETR, SAI1_FS_B, EVENTOUT	UCPD1_CC1
30	30	45	44	A5	60	A3	76	94	PB7	I/O	FT_f	-	TIM17_CH1N, TIM4_CH2, I2C1_SDA, TIM8_BKIN, USART1_RX, COMP3_OUT, TIM3_CH4, LPTIM1_IN2, UART4_CTS, EVENTOUT	PVD_IN
31	31	46	45	B5	61	В3	77	95	PB8-BOOT0	I/O	FT_f	(7)	TIM16_CH1, TIM4_CH3, SAI1_CK1, I2C1_SCL, USART3_RX, COMP1_OUT, FDCAN1_RX, TIM8_CH2, TIM1_BKIN, SAI1_MCLK_A, EVENTOUT	-



DS12589 Rev 6 59/198

	Pin Number										_			
UFQFPN32	LQFP32	UFQFPN48	LQFP48	WLCSP49	LQFP64	UFBGA64	LQFP80	LQFP100	Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate function	Additional functions
-	-	47	46	В6	62	A2	78	96	PB9	I/O	FT_f	-	TIM17_CH1, TIM4_CH4, SAI1_D2, I2C1_SDA, IR_OUT, USART3_TX, COMP2_OUT, FDCAN1_TX, TIM8_CH3, TIM1_CH3N, SAI1_FS_A, EVENTOUT	-
-	ı	1	ı	1	-	-	-	97	PE0	I/O	FT	-	TIM4_ETR, TIM16_CH1, USART1_TX, EVENTOUT	-
-	1	1	1	1	-	-	-	98	PE1	I/O	FT	-	TIM17_CH1, USART1_RX, EVENTOUT	-
32	32	-	47	A6	63	В2	79	99	VSS	S	-	-	-	-
1	1	48	48	A7	64	A1	80	100	VDD	S	-	-	-	-

Table 12. STM32G431x6/x8/xB pin definition<sup>(1)</sup> (continued)

- 1. Function availability depends on the chosen device.
- PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:
  - The speed should not exceed 2 MHz with a maximum load of 30 pF

  - These GPIOs must not be used as current sources (for instance to drive an LED).
- After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the reference manual RM0440 "STM32G4 Series advanced Arm<sup>®</sup>-based 32-bit MCUs"
- 4. PG10-NRST pin is FT tolerant if it is configured as PG10 GPIO by option bytes except for the startup time until option bytes are loaded.
- After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA14 pin are activated.
- After reset, a pull-down resistor (Rd =  $5.1k\Omega$  from UCPD peripheral) can be activated on PB6, PB4 (UCPD1 CC1, After reset, a pull-down resistor (Rd = 5.1kΩ from UCPD peripheral) can be activated on PB6, PB4 (UCPD1\_CC1, UCPD1\_CC2). The pull-down on PB6 (UCPD1\_CC1) is activated by high level on PA9 (UCPD1\_DBCC1). The pull-down on PB4 (UCPD1\_CC2) is activated by high level on PA10 (UCPD1\_DBCC2). This pull-down control (dead battery support on UCPD peripheral) can be disabled by setting bit UCPD1\_DBDIS=1 in the PWR\_CR3 register. PB4, PB6 have UCPD\_CC functionality which implements an internal pull-down resistor (5.1kΩ) which is controlled by the voltage on the UCPD\_DBCC pin (PA10, PA9). A high level on the UCPD\_DBCC pin activates the pull-down on the UCPD\_CC pin. The pull-down effect on the CC lines can be removed by using the bit UCPD1\_DBDIS =1 (USB Type-C and power delivery dead better). battery disable) in the PWR\_CR3 register.
- 7. It is recommended to set PB8 in another mode than analog mode after startup to limit consumption if the pin is left unconnected.

# Alternate functions

Table 13. Alternate function

	AF15	EVENT	EVENT OUT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT
	AF14	UART4/SAI 1/TIM2/15/ UCPD1	TIM2_ETR		UCPD1_ FRSTX_			UCPD1_ FRSTX_		UCPD1_ FRSTX_	SAI1_ SCK_A	SAI1_FS_A	SAI1_SD_ A			-		TIM2_ETR
	AF13	SAI1/ OPAMP2	-	-	-	SAI1_ MCLK_A	SAI1_FS_B	-	-	-						SAI1_SD_ B	SAI1_FS_B	1
	AF12	LPUART1/ SA11/TIM1	1	1	LPUART1_ TX	LPUART1_ RX		1	LPUART1_ CTS		SAI1_CK2	1	SAI1_D1	TIM1_ BKIN2	1	•	1	ı
	AF11	LPTIM1/TI M1/8/FDCA N1	-	-	-	-		-		•	-	-	TIM8_BKIN	TIM1_CH4	TIM1_ETR		-	
	AF10	TIM2/3/4/8/ 17	TIM8_ETR	-	-	-		-		•	TIM4_ETR	TIM2_CH3	TIM2_CH4	TIM4_CH1	TIM4_CH2	TIM4_CH3	-	
	AF9	TIM1/8/15/ FDCAN1	TIM8_BKIN	TIM15_ CH1N	TIM15_ CH1	TIM15_ CH2	-	-	-	-	-	TIM15_ BKIN	•	FDCAN1_R X	FDCAN1_T X	-	-	TIM1_BKIN
	AF8	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	COMP1_ OUT	-	COMP2_ OUT	-	-	-	COMP1_ OUT	COMP2_ OUT	-	-	•	COMP1_ OUT	COMP2_ OUT	-	-	UART4 RTS_DE
ונפו וומנפ	AF7	USART1/2/ 3	USART2_ CTS	USART2_ RTS_DE	USART2_ TX	USART2_ RX	USART2_ CK	-	-	-	USART1_ CK	USART1_ TX	USART1_ RX	USART1_ CTS	USART1_ RTS_DE	USART3_ CTS	USART2_ TX	USART2_ RX
	AF6	SPI2/3/ I2S2/3/ TIM1/8/ Infrared		-	-		SPI3_NSS/ I2S3_WS	-	TIM1_BKIN	TIM1_ CH1N	TIM1_CH1	TIM1_CH2	TIM1_CH3	TIM1_ CH1N_	TIM1_ CH2N	-	TIM1_BKIN	SPI3_NSS/ I2S3_WS
_	AF5	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra					SPI1_NSS	SPI1_SCK	SPI1_MISO	SPI1_MOSI	I2S2_MCK	I2S3_MCK	SPI2_MISO	SPI2_MOSI /I2S2_SD	I2SCKIN	IR_OUT	TIM8_CH2	SPI1_NSS
	AF4	I2C1/2/3/ TIM1/8/16/ 17	-	-	-	-	-	-	TIM8_BKIN	TIM8_ CH1N	I2C2_SDA	I2C2_SCL	I2C2_ SMBA	-	-	I2C1_SCL	I2C1_SDA	12C1_SCL
	AF3	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3		-	-	SAI1_CK1	-	-	-	-	-	-	USB_ CRS_SYNC	-	-	-	-	
	AF2	12C3/TIM1/ 2/3/4/8/15/ GPCOMP1		-	-		TIM3_CH2	TIM2_ETR	TIM3_CH1	TIM3_CH2	I2C3_SCL	I2C3_ SMBA		1	-	-	-	TIM8_CH1
	AF1	LPTIM1/TI M2/5/15/1 6/17	TIM2_ CH1	TIM2_ CH2_	TIM2_ CH3_	TIM2_ CH4_	1	TIM2_ CH1	TIM16_ CH1	TIM17_ CH1	-	-	TIM17_ BKIN	1	TIM16_ CH1	TIM16_ CH1N_	LPTIM1_ OUT	TIM2_ CH1_
	AF0	SYS_AF		RTC_ REFIN						•	MCO	•			•	SWDIO- JTMS	SWCLK- JTCK	IOTU
	I	Port	PA0	PA1	PA2	PA3	PA4	PA5	PA6	PA7	Port &	PA9	PA10	PA11	PA12	PA13	PA14	PA15

DS12589 Rev 6 61/198

Table 13. Alternate function (continued)

	AF15	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT
	AF14	UART4/SAI 1/TIM2/15/ UCPD1	UCPD1_FR STX	-		SAI1_SCK _B	SAI1_ MCLK_B	1	SAI1_FS_B	UART4_ CTS	SAI1_ MCLK_A	SAI1_FS_A	SAI1_ SCK_A			-		1
	AF13	SAI1/ OPAMP2	-	-	-		1		-	-	-	-	-	-		-	•	1
-	AF12	LPUART1/ SAI1/TIM1	ı	LPUART1_ RTS_DE	1	1	1	SAI1_SD_ B		1	TIM1_BKIN	TIM1_ CH3N	TIM1_BKIN	1	ı		1	
Ī	AF11	LPTIM1/TI M1/8/FDCA N1	•	•	,		,	LPTIM1_ IN1	LPTIM1_ ETR	LPTIM1_ IN2	•	•	•		1	•	1	
Ī	AF10	TIM 2/3/4/8/ 17	•	•	,	TIM3_ETR	TIM17_ BKIN	TIM17_ CH1	TIM8_ BKINZ	TIM3_CH4	TIM8_CH2	TIM8_CH3	•		1	•	1	
rınuea)	AF9	TIM1/8/15/ FDCAN1	-	-			,			-	FDCAN1_R X	FDCAN1_T	-			-		
Alternate runction (continued)	AF8	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	-	COMP4_ OUT	,		,	I2C3_SDA	COMP4_ OUT	COMP3_ OUT	COMP1_ OUT	COMP2_ OUT	LPUART1_ RX	LPUART1_ TX	LPUART1_ RTS_DE	LPUART1_ CTS	COMP4_ OUT	
te tuncti	AF7	USART1/2/ 3	-	1	,	USART2_ TX	USART2_ RX	USART2_ CK	USART1_ TX	USART1_ RX	USART3_ RX	USART3_ TX	USART3_ TX	USART3_ RX	USART3_ CK	USART3_ CTS	USART3_ RTS_DE	
	AF6	SP12/3/ 12S2/3/ TIM1/8/ Infrared	TIM1_ CH2N	TIM1_ CH3N	,	SPI3_SCK/ I2S3_CK	SPI3_MISO	SPI3_MOSI /I2S3_SD	TIM8_ETR	-	•	IR_OUT	-		TIM1_BKIN	TIM1_ CH1N	TIM1_ CH2N	
able 13.	AF5	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra	-	-	,	SPI1_SCK	SPI1_MISO	SPI1_MOSI	TIM8_CH1	TIM8_BKIN	1	-	-		SPI2_NSS/ I2S2_WS	SPI2_SCK/ I2S2_CK	SPI2_MISO	SPI2_MOSI /I2S2_SD
	AF4	I2C1/2/3/ TIM1/8/16/ 17	TIM8_ CH2N	TIM8_ CH3N_	I2C3_ SMBA	TIM8_ CH1N_	TIM8_ CH2N	I2C1_ SMBA_	-	I2C1_SDA	I2C1_SCL	I2C1_SDA		-	I2C2_ SMBA_	-		TIM1_ CH3N
	AF3	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3	-	-	-	USB_CRS_ SYNC		TIM8_ CH3N	-	-	SAI1_CK1	SAI1_D2	-	-		-		COMP3_ OUT
	AF2	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	тімз_снз	TIM3_CH4	,	TIM4_ETR	TIM3_CH1	TIM3_CH2	TIM4_CH1	TIM4_CH2	TIM4_CH3	TIM4_CH4	-	-		-		TIM15_ CH1N
	AF1	LPTIM1/TI M2/5/15/1 6/17	-	-	LPTIM1_ OUT	TIM2_ CH2_	TIM16_ CH1	TIM16_ BKIN	TIM16_ CH1N	TIM17_ CH1N_	TIM16_ CH1	TIM17_ CH1	TIM2_ CH3_	TIM2_ CH4_	1	-	TIM15_ CH1	TIM15_ CH2
	AF0	SYS_AF		-	RTC_OUT2	JTDO- TRACESWO	JTRST			-		-	-			-		RTC_REFIN
		Port	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8	PB9	PB10	PB11	PB12	PB13	PB14	PB15



_
۵
ne
≧
Ξ
5
Ŏ
_
ō
퓻
Ĕ
₽
ð
at
Ε
ē
₹
٦.
3
~
÷
ā
_

ſ	ū	F	۲	<b>⊢</b> ⊢	<b>⊢</b> ⊢	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	Ļ.⊢	<u></u> ⊢	۲	Z⊢	⊢ ۲⊢	<u> </u>	۲
	AF15	EVENT	EVENT	EVENT OUT	EVENT	EVENT OUT	EVENT OUT	EVENT OUT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT
	AF14	UART4/SAI 1/TIM2/15/ UCPD1	-	-	-	-	-	-	-	-	-		1		UCPD1_ FRSTX_		-	-
	AF13	SAI1/ OPAMP2		SAI1_SD_ A	-	SAI1_SD_ A	-	-	-	-	-		1	1	ı		-	-
	AF12	LPUART1/ SAI1/TIM1		-		-	-	-	-	-	-						-	
	AF11	LPTIM1/TI M1/8/FDCA N1	-	-	-	-	-	-	-	-	-		1	-	1		-	
	AF10	TIM2/3/4/8/ 17	-	-	-	-	-	-	-	-	-		1	-	1		-	
inued)	AF9	TIM1/8/15/ FDCAN1	-	-	-	-	-	-	-	-	-		1	-	1		-	
on (con	AF8	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	LPUART1_ RX	LPUART1_ TX	-	-	-	-	-	-	I2C3_SCL	I2C3_SDA	1	I2C3_SDA	1		-	
te tuncti	AF7	USART1/2/ 3	-	-	-	-	USART1_ TX	USART1_ RX	-	-	-		USART3_ TX	USART3_ RX	USART3_ CK		-	
Alterna	AF6	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	-	1	-	TIM1_ BKIN2	1	TIM1_ CH4N	I2S2_MCK	I2S3_MCK	1	TIM8_ BKIN2	SPI3_SCK/ I2S3_CK	SPI3_MISO	SPI3_MOSI /I2S3_SD	TIM8_ CH4N		
able 13. Alternate function (continued)	AF5	SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra		•	•	•	•	•	•	•	•	I2SCKIN	UART4_TX	UART4_RX	1		•	
	AF4	I2C1/2/3/ TIM1/8/16/ 17	-	1	1	1	I2C2_SCL	1	TIM8_ CH1_	TIM8_ CH2_	TIM8_ CH3_	TIM8_ CH4_	TIM8_ CH1N	TIM8_ CH2N	TIM8_ CH3N_	TIM1_ CH1N	1	
	AF3	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3	-	1	COMP3_ OUT	SAI1_D1	1	SAI1_D3	1	1	1		1	1	ı	-	ı	
•	AF2	I2С3/ТІМ1/ 2/3/4/8/15/ GPCOMP1	TIM1_CH1	TIM1_CH2	тім1_снз	TIM1_CH4	TIM1_ETR	TIM15_ BKIN	тімз_сн1	тімз_сн2	тімз_снз	TIM3_CH4		-	ı	TIM1_BKIN	-	-
•	AF1	LPTIM1/TI M2/5/15/1 6/17	LPTIM1_ IN1	LPTIM1_ OUT	LPTIM1_ IN2	LPTIM1_ ETR	,	,	,	,	,		1	,	1		•	
	AF0	SYS_AF	-	-	-	-			-	-	-	,		-		-	-	
		Port	PC0	PC1	PC2	PC3	PC4	PC5	PC6	PC7	or C	д 60	PC10	PC11	PC12	PC13	PC14	PC15

**\7/** 

DS12589 Rev 6

63/198

Table 13. Alternate function (continued)

	AF15	EVENT	EVENT	EVENT OUT	EVENT	EVENT	EVENT	EVENT OUT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT OUT	EVENT
	AF14	UART4/SAI 1/TIM2/15/ E UCPD1	- E	- E	- E	<u>.</u>	- B	- E	- B	- E	- E	- -	- E	- E	- E	- -	- E	- E
	AF13	SAI1/ OPAMP2	-	-			-	-	SAI1_SD_			1	-	-		1	-	
	AF12	LPUART1/ SAI1/TIM1		-				-					-	-			-	
	AF11	LPTIM1/TI M1/8/FDCA N1	-	-			-	-	-	-	-		-	-			-	
	AF10	TIM2/3/4/8/ 17	-	-			-	-	-	-	-		-	-			-	
tinued)	AF9	TIM1/8/15/ FDCAN1	FDCAN1_R X	FDCAN1_T			-	-	-	-	-		-	-			-	
Table 13. Alternate function (continued)	AF8	I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	-	-	-		-	-	-	-	-	-	-	-	-	-	-	
te functi	AF7	USART1/2/ 3	-	-	-	USART2_ CTS	USART2_ RTS_DE	USART2_ TX	USART2_ RX	USART2_ CK	USART3_ TX	USART3_ RX	USART3_ CK	USART3_ CTS	USART3_ RTS_DE	-	-	•
Alterna	AF6	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	TIM8_ CH4N	TIM8_ BKIN2	-		-	-	-	-	-	-	-	-	-	-	-	SPI2_NSS
able 13.	AF5	SPI1/2/3/ 12S2/3/ UART4 /TIM8/Infra	-	-	-		-	-	-	-	-		-	-	-		-	
	AF4	I2C1/2/3/ TIM1/8/16/ 17	-	TIM8_CH4	TIM8_BKIN		-	-	-	-	-		-	-	-		-	
	AF3	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3	-	-	-	-	-	-	SAI1_D1	-	-	-	-	-	-	-	-	
	AF2	I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1	-	1	TIM3_ETR	TIM2_CH1/ TIM2_ETR	TIM2_CH2	1	TIM2_CH4	TIM2_CH3	-	1	1	1	TIM4_CH1	TIM4_CH2	TIM4_CH3	TIM4_CH4
ļ	AF1	LPTIM1/TI M2/5/15/1 6/17	-	-	-		-	-	-	-	-	-	-	-	-	-	-	•
	AF0	SYS_AF	•	İ	1	•	•	İ	•	1	1	1	İ	İ	1	1	İ	
		Port	PD0	PD1	PD2	PD3	PD4	PD5	PD6	PD7	PD8	PD9	PD10	PD11	PD12	PD13	PD14	PD15



_
(pen
ontin
<u>છ</u>
inction
3
<b>Alternate</b>
ლ.
Table '

	AF15	EVENT	EVENT OUT	EVENT	EVENT	EVENT	EVENT OUT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT	EVENT OUT
	AF14	UART4/SAI 1/TIM2/15/ UCPD1	-	1	1	1	1	1	1	1	1	1	•	•	•	1	1	•
	AF13	SAI1/ OPAMP2	•	1	SAI1_ MCLK_A	SAI1_ SD_B	SAI1_ FS_A	SAI1_ SCK_A	SAI1_ SD_A	SAI1_ SD_B	SAI1_ SCK_B	SAI1_ FS_B	SAI1_ MCLK_B			1	1	
	AF12	LPUART1/ SAI1/TIM1	1	1	ī	1	ī	1	ī	ī	ī	1	1	1	1	1	1	1
	AF11	LPTIM1/TI M1/8/FDCA N1	-	1	1	1	1	1	1	1	1	1	,	,	,	1	1	,
	AF10	TIM2/3/4/8/ 17	-	-	-	-	-	1	-	-	-	1	•	•	•	1	1	•
tınuea)	AF9	TIM1/8/15/ FDCAN1	-	-	-	-	-	-	-	-	-	-	•	•	•		-	
lable 13. Alternate function (continued)	AF8	12C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	•
te runcti	AF7	USART1/2/ 3	USART1_ TX	USART1_ RX	-	-	-	-	-	-	-	-	-	-	-	-	-	USART3_ RX
Alterna	AF6	SPI2/3/ I2S2/3/ TIM1/8/ Infrared	-	-	-	-	-	-	-	-	-	-	-	-	-	-	TIM1_ BKIN2	TIM1_ CH4N
able 13.	AF5	SPI1/2/3/ 12S2/3/ UART4 /TIM8/Infra	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	AF4	12C1/2/3/ TIM1/8/16/ 17	TIM16_ CH1	_TIM17_ CH1	-	-	-	-	-	-	-	-	•	•	•		-	•
	AF3	I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3			SAI1_CK1		SAI1_D2	SAI1_CK2	SAI1_D1	-	-							
	AF2	12C3/TIM1/ 2/3/4/8/15/ GPCOMP1	TIM4_ETR	-	TIM3_ CH1_	TIM3_ CH2	TIM3_ CH3_	TIM3_ CH4_	-	TIM1_ ETR_	TIM1_ CH1N	TIM1_ CH1	TIM1_ CH2N	TIM1_ CH2_	TIM1_ CH3N	TIM1_ CH3_	TIM1_ CH4_	TIM1_ BKIN
	AF1	LPTIM1/TI M2/5/15/1 6/17	-	-	-	-	-		-	-	-		1		1			
	AF0	SYS_AF	,	,	TRACECK	TRACED0	TRACED1	TRACED2	TRACED3	•	•	,				•	,	
		Port	PE0	PE1	PE2	PE3	PE4	PE5	PE6	m PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE14	PE15



DS12589 Rev 6

65/198

EVENT OUT OUT OUT OUT OUT OUT OUT OUT OUT

EVENT

EVENT

SAI1\_FS\_B SAI1\_D3 AF13 LPUART1/ SAI1/TIM1 AF12 LPTIM1/TI M1/8/FDCA N1 **AF11** TIM2/3/4/8/ 17 TIM1/8/15/ FDCAN1 Table 13. Alternate function (continued) I2C3/4 /UART4/ LPUART1/ GPCOMP1/ 2/3 AF8 USART1/2/ 3 SP12/3/ 12S2/3/ TIM1/8/ Infrared TIM1 CH3N SPI1/2/3/ I2S2/3/ UART4 /TIM8/Infra SPI2\_NSS/ I2S2\_WS SPI2\_SCK/ I2S2\_CK SPI2\_SCK AF5 I2C1/2/3/ TIM1/8/16/ 17 I2C2\_ SMBA\_ AF4 I2C2\_ SDA\_ I2C3/SAI1/ USB/TIM8/ 15/ GPCOMP3 TIM15\_CH2 TIM15\_CH1 AF3 I2C3/TIM1/ 2/3/4/8/15/ GPCOMP1 AF2 LPTIM1/TI M2/5/15/1 6/17 AF1 SYS\_AF MCO AF0 PG10 PF0 PF1 PF2 PF9 Port

66/198 DS12589 Rev 6

Port G

Port F



### 5 Electrical characteristics

### 5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

### 5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

### 5.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  =  $V_{DDA}$  = 3 V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

### 5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

### 5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 14.

### 5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 15*.





DS12589 Rev 6

67/198

### 5.1.6 Power supply scheme




Figure 16. Power supply scheme

Caution:

Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

47/

### 5.1.7 Current consumption measurement

IDD VBAT VBAT VDDA VDDA VDDA VDDA VDDA

Figure 17. Current consumption measurement

The  $I_{DD\_ALL}$  parameters given in *Table 21* to *Table 24* represent the total MCU consumption including the current supplying  $V_{DD}$ ,  $V_{DDA}$  and  $V_{BAT}$ .

# 5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 14: Voltage characteristics*, *Table 15: Current characteristics* and *Table 16: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

**Symbol** Min Max Unit Ratings External main supply voltage (including V<sub>DD</sub>,  $V_{DD} - V_{SS}$ -0.34.0  $V_{DDA}$ ,  $V_{BAT}$  and  $V_{REF+}$ ) min  $(V_{DD}, V_{DDA})$ +  $4.0^{(3)(4)}$ V<sub>SS</sub>-0.3 Input voltage on FT xxx pins except FT c pins ٧ Input voltage on FT\_c pins 5.5  $V_{SS}$ -0.3  $V_{IN}{}^{\!(2)}$ Input voltage on TT\_xx pins  $V_{SS}$ -0.3 4.0 Input voltage on any other pins  $V_{SS}$ -0.3 4.0 Variations between different V<sub>DDX</sub> power pins of  $|\Delta V_{DDx}|$ 50 the same domain mV Variations between all the different ground pins<sup>(5)</sup>  $|V_{SSx}-V_{SS}|$ 50 Allowed voltage difference for  $V_{REF+} > V_{DDA}$  $V_{REF+}-V_{DDA}$ 0.4 ٧

Table 14. Voltage characteristics<sup>(1)</sup>

4

DS12589 Rev 6 69/198

All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

- V<sub>IN</sub> maximum must always be respected. Refer to Table 15: Current characteristics for the maximum allowed injected current values.
- This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

**Table 15. Current characteristics** 

Symbol	Ratings	Max	Unit
$\Sigma IV_{DD}$	Total current into sum of all V <sub>DD</sub> power lines (source) <sup>(1)</sup>	150	
ΣIV <sub>SS</sub>	Total current out of sum of all V <sub>SS</sub> ground lines (sink) <sup>(1)</sup>	150	
IV <sub>DD(PIN)</sub>	Maximum current into each V <sub>DD</sub> power pin (source) <sup>(1)</sup>	100	
IV <sub>SS(PIN)</sub>	Maximum current out of each V <sub>SS</sub> ground pin (sink) <sup>(1)</sup>	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I <sub>IO(PIN)</sub>	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	
71	Total output current sunk by sum of all I/Os and control pins <sup>(2)</sup>	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins <sup>(2)</sup>	100	
I <sub>INJ(PIN)</sub> <sup>(3)</sup>	Injected current on FT_xxx, TT_xx, NRST pins	-5/0 <sup>(4)</sup>	
Σ I <sub>INJ(PIN)</sub>	Total injected current (sum of all I/Os and control pins) <sup>(5)</sup>	±25	

- All main power (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>BAT</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive injection (when V<sub>IN</sub> > V<sub>DD</sub>) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by VIN < VSS. IINJ(PIN) must never be exceeded. Refer also to Table 14: Voltage characteristics for the minimum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I<sub>INJ(PIN)</sub>| is the absolute sum of the negative injected currents (instantaneous values).

**Table 16. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C



# 5.3 Operating conditions

# 5.3.1 General operating conditions

Table 17. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	170		
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	170	MHz	
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	170		
$V_{DD}$	Standard operating voltage	-	1.71 <sup>(1)</sup>	3.6	V	
	Analog supply voltage	ADC or COMP used	1.62	3.6		
		DAC 1 MSPS or DAC 15 MSPS	1.71	3.0		
$V_{DDA}$		OPAMP used	2.0	3.6	T	
* DDA		VREFBUF used	2.4		, v	
		ADC, DAC, OPAMP, COMP, VREFBUF not used	0	3.6		
$V_{BAT}$	Backup operating voltage	-	1.55	3.6	V	
	I/O input voltage	TT_xx I/O	-0.3	V <sub>DD</sub> +0.3		
		FT_c I/O	-0.3	5	V	
V <sub>IN</sub>		All I/O except TT_xx and FT_c	-0.3	MIN(MIN(V <sub>DD</sub> , V <sub>DDA</sub> )+3.6 V, 5.5 V) <sup>(2)(3)</sup>		
P <sub>D</sub>	Power dissipation	See Section 6.10: Thermal characteristics for application appropriate thermal resistance and package.  Dower dissipation is then calculated according ambient temperature (T <sub>A</sub> ) and maximum junction temperature (T <sub>J</sub> ) and selected thermal resistance.				
T <sub>A</sub>	Ambient temperature for the suffix 6 version	Maximum power dissipation	-40	85	- °C	
		Low-power dissipation <sup>(4)</sup>	-40	105		
	Ambient temperature for the suffix 3 version	Maximum power dissipation	-40	125		
		Low-power dissipation <sup>(4)</sup>	-40	130		
TJ	Junction temperature range	Suffix 6 version	-40	105	°C	
		Suffix 3 version	-40	130		

<sup>1.</sup> When RESET is released functionality is guaranteed down to  $V_{BOR0}$  Min.



DS12589 Rev 6 71/198

This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table.
 Maximum I/O input voltage is the smallest value between MIN(V<sub>DD</sub>, V<sub>DDA</sub>)+3.6 V and 5.5V.

For operation with voltage higher than Min (V<sub>DD</sub>, V<sub>DDA</sub>) +0.3 V, the internal Pull-up and Pull-Down resistors must be disabled.

In low-power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see Section 6.10: Thermal characteristics).

### 5.3.2 Operating conditions at power-up / power-down

The parameters given in *Table 18* are derived from tests performed under the ambient temperature condition summarized in *Table 17*.

Table 18. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V <sub>DD</sub> rise time rate	-	0	8	μs/V
t <sub>VDD</sub>	V <sub>DD</sub> fall time rate		10	∞	
+	V <sub>DDA</sub> rise time rate	-	0	∞	µs/V
<sup>t</sup> ∨DDA	V <sub>DDA</sub> fall time rate		10	∞	μ5/ V

### 5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 19* are derived from tests performed under the ambient temperature conditions summarized in *Table 17: General operating conditions*.

Table 19. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
t <sub>RSTTEMPO</sub> (2)	Reset temporization after BOR0 is detected	V <sub>DD</sub> rising	-	250	400	μs
V <sub>BOR0</sub> <sup>(2)</sup>	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.7	V
		Falling edge	1.6	1.64	1.69	
V	Brown-out reset threshold 1	Rising edge	2.06	2.1	2.14	V
$V_{BOR1}$		Falling edge	1.96	2	2.04	
V	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	٧
$V_{BOR2}$		Falling edge	2.16	2.20	2.24	
V	Brown-out reset threshold 3	Rising edge	2.56	2.61	2.66	V
$V_{BOR3}$		Falling edge	2.47	2.52	2.57	
M	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
$V_{BOR4}$		Falling edge	2.76	2.81	2.86	
\/	Programmable voltage detector threshold 0	Rising edge	2.1	2.15	2.19	V
$V_{PVD0}$		Falling edge	2	2.05	2.1	
\/	PVD threshold 1	Rising edge	2.26	2.31	2.36	V
$V_{PVD1}$		Falling edge	2.15	2.20	2.25	
1/	PVD threshold 2	Rising edge	2.41	2.46	2.51	V
$V_{PVD2}$		Falling edge	2.31	2.36	2.41	
\/	PVD threshold 3	Rising edge	2.56	2.61	2.66	V
$V_{PVD3}$		Falling edge	2.47	2.52	2.57	



Table 19. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	V
V <sub>PVD4</sub>	FVD tilleshold 4	Falling edge	2.59	2.64	2.69	V
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
$V_{PVD5}$	F VD tilleshold 5	Falling edge	2.75	2.81	2.86	V
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	V
V <sub>PVD6</sub>	F VD tilleshold o	Falling edge	2.84	2.90	2.96	V
V <sub>hyst BORH0</sub>	Hysteresis voltage of BORH0	Hysteresis in continuous mode	-	20	-	mV
7.2		Hysteresis in other mode	-	30	-	
V <sub>hyst_BOR_PVD</sub>	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	mV
I <sub>DD</sub> (BOR_PVD) <sup>(2)</sup>	BOR <sup>(3)</sup> (except BOR0) and PVD consumption from V <sub>DD</sub>	-	-	1.1	1.6	μΑ
V	V <sub>DDA</sub> peripheral voltage	Rising edge	1.61	1.65	1.69	V
V <sub>PVM1</sub>	monitoring (COMP/ADC)	Falling edge	1.6	1.64	1.68	V
V	V <sub>DDA</sub> peripheral voltage	Rising edge	1.78	1.82	1.86	V
$V_{PVM2}$	monitoring (OPAMP/DAC)	Falling edge	1.77	1.81	1.85	V
V <sub>hyst_PVM1</sub>	PVM1 hysteresis	-	-	10	-	mV
V <sub>hyst_PVM2</sub>	PVM2 hysteresis	-	-	10	-	mV
I <sub>DD</sub> (PVM1/PVM2)	PVM1 and PVM2 consumption from V <sub>DD</sub>	-	-	2	-	μΑ

Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

# 5.3.4 Embedded voltage reference

The parameters given in *Table 20* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.

Table 20. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT</sub>	Internal reference voltage	-40 °C < T <sub>A</sub> < +130 °C	1.182	1.212	1.232	V
t <sub>S_vrefint</sub> (1)	ADC sampling time when reading the internal reference voltage	-	4 <sup>(2)</sup>	-	-	μs
t <sub>start_vrefint</sub>	Start time of reference voltage buffer when ADC is enable	-	-	8	12 <sup>(2)</sup>	μs
I <sub>DD</sub> (V <sub>REFINTBUF</sub> )	V <sub>REFINT</sub> buffer consumption from V <sub>DD</sub> when converted by ADC	-	-	12.5	20 <sup>(2)</sup>	μΑ
$\Delta V_{REFINT}$	Internal reference voltage spread over the temperature range	V <sub>DD</sub> = 3 V	-	5	7.5 <sup>(2)</sup>	mV
T <sub>Coeff</sub>	Average temperature coefficient	-40°C < T <sub>A</sub> < +130°C	-	30	50 <sup>(2)</sup>	ppm/°C
A <sub>Coeff</sub>	Long term stability	1000 hours, T = 25°C	-	300	1000 <sup>(2)</sup>	ppm
V <sub>DDCoeff</sub>	Average voltage coefficient	3.0 V < V <sub>DD</sub> < 3.6 V	-	250	1200 <sup>(2)</sup>	ppm/V
V <sub>REFINT_DIV1</sub>	1/4 reference voltage		24	25	26	0.4
V <sub>REFINT_DIV2</sub>	1/2 reference voltage	-	49	50	51	% V <sub>REFINT</sub>
V <sub>REFINT_DIV3</sub>	3/4 reference voltage		74	75	76	IXLI IIVI

<sup>1.</sup> The shortest sampling time is determined in the application by multiple iterations.

47/

<sup>2.</sup> Guaranteed by design.




Figure 18. V<sub>REFINT</sub> versus temperature

# 5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code

The current consumption is measured as described in *Figure 17: Current consumption measurement*.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode
- · All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f<sub>HCLK</sub> frequency (refer to the table "number of wait states according to CPU clock (HCLK) frequency" available in the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs").
- When the peripherals are enabled f<sub>PCLK</sub> = f<sub>HCLK</sub>
- The voltage scaling Range 1 is adjusted to f<sub>HCLK</sub> frequency as follows:
  - Voltage Range 1 Boost mode for 150 MHz < f<sub>HCLK</sub> ≤ 170 MHz
  - Voltage Range 1 Normal mode for 26 MHz < f<sub>HCL K</sub> ≤ 150 MHz

The parameters given in *Table 21* to *Table 24* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.

4

DS12589 Rev 6 75/198

Table 21. Current consumption in Run and Low-power run modes, code with data

		Unit								AM									
		125°C	15.0	14.0	13.0	13.0	12.0	12.0	12.0	44.0	38.0	33.0	27.0	26.0	25.0	23.0	20.0	19.0	18.0
		105°C	11.0	9.30	8.30	7.60	7.40	7.30	1.00	38.0	32.0	28.0	22.0	21.0	20.0	17.0	15.0	14.0	13.0
(:	Мах	85°C	7.40	6.10	5.10	3.60	3.40	3.20	3.10	33.0	28.0	24.0	18.0	17.0	15.0	13.0	11.0	9.20	8.00
sh OFF		25°C	4.90	3.70	2.60	2.10	1.90	1.70	1.60	29.0	24.0	20.0	14.0	13.0	12.0	9.40	7.10	5.90	4.70
Prefeto		25°C	3.90	2.70	1.70	1.10	0.840	0.710	0.590	28.0	23.0	19.0	13.0	12.0	11.0	8.10	5.80	4.60	3.40
e ÓN		125°C	5.05	3.95	3.05	2.60	2.35	2.25	2.15	29.0	24.0	20.0	14.0	13.0	12.0	9.30	7.10	00'9	4.90
e (Cach		105°C	4.15	3.05	2.10	1.65	1.45	1.35	1.20	27.5	23.0	18.5	13.0	12.0	11.0	8.15	5.95	4.85	3.75
enable	Тур	85°C	3.60	2.50	1.60	1.15	0.910	0.800	069.0	27.0	22.0	18.0	12.5	11.0	10.0	7.45	5.25	4.20	3.10
k, ART		22°C	3.35	2.15	1.25	9.755	0.525	0.415	0.305	26.0	21.5	17.5	11.5	10.5	9.50	7.15	4.90	3.80	2.65
e Banl		25°C	3.20	2.05	1.10	0.635	0.400	0.280	0.170	25.5	21.0	17.0	11.5	10.5	9.30	6.95	4.70	3.60	2.45
h in singl		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 KHz	170 MHz	150 MHz	120 MHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz
from Flas		Voltage scaling				Range 2				Range 1 Boost mode					Range 1				
processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF)	Condition	•								f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz included, bypass mode PLL	ON above 48 MHz all peripherals	disable							
pr		Parameter								Supply current									
		Symbol								IDD (Run)									



Table 21. Current consumption in Run and Low-power run modes, code with data

		Unit				<	ξ			
		125°C	11000	11000	11000	11000	12000	12000	12000	12000
()		105°C 125°C	0029	0099	6500	0059	7600	7400	7400	7400
ıtinuec	Мах	85°C	0068	3800	3700	3700	4500	4400	4400	4400
-) (cor		55°C	2200	2100	1900	1800	2800	2700	2600	2600
ch OFF		25°C	026	088	069	029	1600	1500	1400	1300
Prefet		105°C 125°C 25°C	2650	2550	2450	2400	3200	3100	3000	2950
the ON		105°C	1600	1500	1400	1350	2150	2050	1950	1900
le (Cac	Тур	85°C	066	098	750	725	1500	1400	1300	1300
r enab		55°C	525	410	300	270	1050	965	875	860
k, ARI		25°C	320	255	145	99.2	865	820	725	685
ngle Ban		fнсLK	2 MHz	1 MHz	250 KHz	62.5 KHz	2 MHz	1 MHz	250 KHz	62.5 KHz
lash in s		Voltage scaling								
processing running from Flash in single Bank, ART enable (Cache ON Prefetch OFF) (continued)	Condition			f <sub>HCLK</sub> = f <sub>HSE</sub>	all peripherals disable			f <sub>HCLK</sub> = f <sub>HSI</sub> / HPRE	all peripherals disable	
process		Parameter				Supply current	run mode			
		Symbol				(81.99 1) (91	וסם (בר השוו)			

DS12589 Rev 6 77/198

Table 22. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1

		Unit								AA	, 1								
		125°C	15.0	14.0	13.0	13.0	12.0	12.0	12.0	41.0	35.0	31.0	26.0	25.0	24.0	22.0	20.0	19.0	18.0
		105°C	11.0	9.00	7.80	7.40	7.00	06.9	6.70	35.0	29.0	25.0	20.0	19.0	18.0	16.0	14.0	13.0	12.0
	Мах	85°C	06.9	2.90	4.00	3.50	3.30	3.20	3.10	30.0	25.0	21.0	16.0	15.0	14.0	12.0	9.80	8.70	7.40
		2°5°	4.40	3.40	2.50	2.10	1.80	1.70	1.60	26.0	21.0	18.0	13.0	12.0	11.0	8.40	02'9	5.40	4.40
		25°C	3.50	2.50	1.50	1.10	0.800	0.690	0.590	24.0	20.0	16.0	11.0	11.0	9.10	7.10	5.20	4.20	3.00
11		125°C	4.75	3.75	2.95	2.55	2.35	2.25	2.15	26.5	22.0	18.0	13.0	12.0	11.0	8.65	6.65	5.65	4.70
n SRAN		105°C	3.85	2.85	2.05	1.65	1.45	1.35	1.25	25.0	20.5	17.0	12.0	11.0	9.85	7.45	5.50	4.55	3.55
ıg fron	Тур	85°C	3.30	2.30	1.50	1.10	0.900	062'0	269'0	24.0	20.0	16.0	11.0	10.0	9.15	6.75	4.80	3.85	2.85
runnir		55°C	3.00	1.95	1.15	0.725	0.510	0.405	0.310	23.5	19.5	15.5	10.5	9.55	8.55	6.45	4.45	3.45	2.40
ssing		25°C	2.85	1.80	0.995	0.580	0.370	0.270	0.170	23.0	19.0	15.5	10.5	9.35	8.35	6.25	4.25	3.25	2.25
ata proce		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 KHz	170 MHz	150 MHz	120 MHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz
code with data processing running from SRAM1		Voltage scaling				Range 2				Range 1 Boost mode					Range 1				
00	Condition	•								f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz included, bypass	mode PLL ON above 48 MHz all	peripherals disable							
		Parameter								Supply current	in Run mode								
		Symbol								IDD (Run)									



Table 22. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1 (continued)

		Unit				<	ζ			
		125°C	12000	11000	12000	11000	12000	13000	12000	12000
		105°C	0029	0099	0089	6400	7500	2600	7300	7300
	Мах	85°C	3900	3800	3700	0098	4500	4500	4400	4400
		25°C	2100	2000	1900	1800	2700	2700	2600	2600
u)		25°C	006	780	089	930	1500	1500	1400	1400
ııııı		125°C 25°C	2650	2550	2450	2400	3150	3050	3000	2950
(CO)		105°C	1600	1500	1400	1350	2100	2000	1950	1900
4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Тур	85°C	965	845	992	725	1500	1400	1300	1300
iig ii oi		55°C	495	370	275	255	1000	006	840	830
IIIIII		25°C	320	210	115	98.0	850	022	720	665
code with data processing running from Skaint (continued)		fнсLK	2 MHz	1 MHz	250 KHz	62.5 KHz	2 MHz	1 MHz	250 KHz	62.5 KHz
II uata pi		Voltage scaling								
IM anon	Condition			fHCLK = fHSE	all peripherals disable			$f_{HCLK} = f_{HSI} / HPRE$	all peripherals disable	
		Parameter				Supply current	run mode			
		Symbol				(41,00 1/ 001	וסט (בר ואמוי)			



DS12589 Rev 6 79/198

Table 23. Typical current consumption in Run and Low-power run modes, with different codes

	Unit				µA/MHz					µA/MHz					µA/MHz					µA/MHz		
	TYP Single Bank Mode	25°C	123	121	123	138	115	140	140	140	157	133	150	147	153	168	144	433	428	438	453	435
	Unit		Am	Αm	mA	mA	Αm	Αm	Am	Αm	Αm	Αm	Αm	Αm	Αm	Αm	Αm	Рη	Рη	Рη	Рη	μA
refetch OFF)	TYP Single Bank Mode	25°C	3.20	3.15	3.20	3.60	3.00	21.0	21.0	21.0	23.5	20.0	25.5	25.0	26.0	28.5	24.5	865	855	875	902	870
able (Cache ON P	Code		Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)
nning from Flash, ART enable (Cache ON Prefetch OFF)	ions	Voltage scaling		,	Range2 f <sub>HCLK</sub> =26MHz					Range 1 f⊔c⊤v= 150 MHz	2			Range 1	Boost mode	THCLK= 1/0 MHZ						
running f	Conditions	•							fHCLK= fHSE up to 48										SYSCLK source is HSI	f <sub>HCLK</sub> = 2 MHz	all peripherals disable	
	Parameter									Supply current in Run mode									Supply current	in Low-power	run	
	Symbol									IDD (Run)									( (	IDD (LPRun)		



Table 24. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1

			I UIIIIIIIII BUUU SEAMI	SKAINI	•	•		
		Conditions	าร		TYP 25°C		TYP 25°C	
Symbol	Parameter		Voltage scaling	Code	Single bank mode	Unit	Single bank mode	Unit
				Pseudo-dhrystone	2.85	mA	110	
			1	Coremark	2.95	mA	113	
			Range2 ליין ע=26 MHz	Dhrystone2.1	2.85	mA	110	µA/MHz
				Fibonacci	2.85	mA	110	
				While(1)	3.05	mA	117	
				Pseudo-dhrystone	19.0	mA	127	
				Coremark	19.5	mA	130	
IDD (Run)	Supply current in Run mode	included, bypass mode PLL ON above 48 MHz all	Range 1 ליירו 7 150 MHz	Dhrystone2.1	19.0	mA	127	µA/MHz
				Fibonacci	20.5	mA	137	
				While(1)	18.5	mA	123	
				Pseudo-dhrystone	23.0	mA	135	
			Range 1	Coremark	24.0	mA	141	
			Boost mode	Dhrystone2.1	23.0	mA	135	µA/MHz
			THCLK= 170 MHZ	Fibonacci	24.5	MA	144	
				While(1)	22.0	mA	129	
				Pseudo-dhrystone	850	Αμ	425	
<u>(</u>		SYSCLK source is HSI		Coremark	870	Αμ	435	
(LPRun)	Supply current in Low-power run	f <sub>HCLK</sub> = 2 MHz		Dhrystone2.1	840	ηЧ	420	µA/MHz
į	-	all peripnerals disable		Fibonacci	855	ηЧ	428	
				While(1)	820	Αμ	410	



DS12589 Rev 6 81/198

Table 25. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM2

<sub>o</sub>	Unit			µA/MHz	<u> </u>			<u> </u>	µA/MHz					µA/MHz					μΑ/MHz		
TYP 25°C	Single bank mode	85	96	92	06	87	103	110	103	103	26	112	118	112	112	106	418	413	415	415	001
	Unit	MA	mA	mA	МА	MM	MA	mA	MA	MM	MM	MM	MM	MM	MM	MM	γh	Рη	hΑ	γh	٧:
TYP 25°C	Single bank mode	2.40	2.50	2.40	2.35	2.25	15.5	16.5	15.5	15.5	14.5	19.0	20.0	19.0	19.0	18.0	835	825	830	830	7.70
	Code	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	While(1)	Pseudo-dhrystone	Coremark	Dhrystone2.1	Fibonacci	14/1-:1-747
ns	Voltage scaling		,	Range2 f⊔⊖ v=26 MHz					Range 1 f⊔c⊨r= 150 MHz				Range 1	Boost mode	THCLK= 1/0 MHZ						
Conditions	•							fHCLK = fHSE up to 48 MHZ	included, bypass mode PLL ON above 48 MHz all	peripherals disable								SYSCLK source is HSI	f <sub>HCLK</sub> = 2 MHz	all peripherals disable	
	Parameter								Supply current in Run mode										Supply current in Low-power run	-	
	Symbol								IDD (Run)								e is HSI         Pseudo-dhrystone         835         μΑ           Coremark         825         μΑ           Dhrystone2.1         830         μΑ           Fibonacci         830         μΑ				



Table 26. Typical current consumption in Run and Low-power run modes, with different codes running from CCM

					-			
		Conditions	ıns	,	TYP 25°C		TYP 25°C	
Symbol	Parameter	•	Voltage scaling	Code	Single bank mode	Unit	Single bank mode	Unit
				Pseudo-dhrystone	2.65	MA	102	
			,	Coremark	2.80	mA	108	
			Range2 f⊔⊂i∠=26 MHz	Dhrystone2.1	2.65	mA	102	µA/MHz
				Fibonacci	3.25	mA	125	
				While(1)	3.25	mA	125	
				Pseudo-dhrystone	17.5	mA	117	
		f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHZ		Coremark	19.0	mA	127	
IDD (Run)	Supply current in Run mode		Range 1 f⊔⊂i ∠= 150 MHz	Dhrystone2.1	17.5	mA	117	µA/MHz
		peripherals disable	2	Fibonacci	21.5	mA	143	
				While(1)	21.5	mA	143	
				Pseudo-dhrystone	21.5	mA	126	
			Range 1	Coremark	23.0	mA	135	
			Boost mode	Dhrystone2.1	21.5	mA	126	µA/MHz
			THCLK= 1/0 MHZ	Fibonacci	26.0	mA	153	
				While(1)	26.0	mA	153	
				Pseudo-dhrystone	845	μA	423	
<u> </u>	-	SYSCLK source is HSI		Coremark	825	μA	413	
ILD (LPRun)	Supply current in Low-power run			Dhrystone2.1	820	μA	410	µA/MHz
		all peripnerais disable		Fibonacci	885	μА	443	
				While(1)	890	μA	445	

DS12589 Rev 6

83/198

Table 27. Current consumption in Sleep and Low-power sleep mode Flash O

		Unit								Am									
		125°C	13.0	13.0	13.0	12.0	12.0	12.0	12.0	25.0	22.0	21.0	19.0	19.0	18.0	18.0	17.0	17.0	16.0
		105°C	8.30	8.00	7.70	7.60	7.50	7.50	7.40	19.0	16.0	15.0	13.0	13.0	13.0	12.0	12.0	11.0	11.0
	Мах	3°58	5.20	3.80	3.50	3.30	3.20	3.10	3.10	14.0	12.0	11.0	00'6	09.8	8.30	7.60	7.10	6.70	6.30
S		22°C	2.70	2.30	2.00	1.80	1.70	1.60	1.60	11.0	8.40	7.20	5.70	5.30	5.00	4.40	3.80	3.40	3.10
Flash		25°C	1.70	1.30	0.930	092.0	0.670	0.620	0.580	8.60	7.10	5.90	4.40	4.10	3.70	3.10	2.50	2.20	1.80
o mode		125°C	2.90	2.60	2.35	2.25	2.20	2.15	2.15	10.5	8.80	7.60	00'9	02'9	5.40	4.40	3.80	3.55	3.25
er sieer		105°C	2.00	1.70	1.45	1.35	1.30	1.25	1.25	9.10	7.60	6.40	4.85	4.55	4.25	3.25	2.70	2.40	2.15
v-powe	Тур	ე.98	1.45	1.15	0.920	0.815	0.755	0.725	069.0	8.30	06.9	5.70	4.15	3.85	3.55	2.55	2.00	1.75	1.45
nd Lov		55°C	1.15	0.810	0.545	0.400	0.355	0.320	0.285	7.65	6.30	5.15	3.65	3.35	3.00	2.30	1.65	1.35	1.05
еер аі		25°C	1.05	069.0	0.425	0.300	0.230	0.200	0.165	7.40	6.10	4.95	3.45	3.15	2.85	2.10	1.50	1.15	0.850
tion in S		fнсLK	26 MHz	16 MHz	8 MHz	4 MHz	2 MHz	1 MHz	100 KHz	170 MHz	150 MHz	120 MHz	80 MHz	72 MHz	64 MHz	48 MHz	32 MHz	24 MHz	16 MHz
consumb		Voltage scaling			ı	Range 2	ı		ı	Range 1 Boost mode		ı			Range 1	ı	ı	ı	
Table 27. Current consumption in Sleep and Low-power sleep mode Flash ON	Condition									f <sub>HCLK</sub> = f <sub>HSE</sub> up to 48 MHz included, bypass	mode PLL ON all above 48 MHz all	peripherals disable							
		Parameter								Supply current	in Sleep mode								
		Symbol								IDD (Sleen)									



		Unit				<u> </u>	<u>{</u>			
		125°C	13000	12000	11000	11000	12000	12000	12000	12000
		105°C	7700	7100	6300	6300	7200	7200	7200	7200
(pər	Мах	85°C	4600	4100	3600	3600	4300	4300	4300	4300
ontini		55°C	2900	2400	2000	1900	2600	2600	2600	2600
o) NO (		25°C	1600	1200	029	099	1400	1400	le 250 KHz 655 820 1300 1950 3000 1400 2600 4300 7200	1400
e Flash		105°C 125°C	2500	2450	2400	2400	3000	3000		3000
p mod		105°C	1450	1400	1350	1350	1950	1950	le 250 KHz 655 820 1300 1950 3000 1400 2600 4300 7200	1950
er slee	Тур	85°C	810	770	740	730	1350	1300	le 250 KHz 655 820 1300 1950 3000 1400 2600 4300 7200	1300
w-pow		55°C	335	300	265	255	875	830	le 250 KHz 655 820 1300 1950 3000 1400 2600 4300 7200	850
nd Lo		25°C	180	135	115	89.5	730	675		089
consumption in Sleep and Low-power sleep mode Flash ON (continued)		fнсLK	2 MHz	1 MHz	250 KHz	62.5 KHz	2 MHz	1 MHz	250 KHz	62.5 KHz
ımptıon ı		Voltage scaling			4)				0	
Table 27. Current consi	Condition			f <sub>HCLK</sub> = f <sub>HSE</sub>	all peripherals disable			f <sub>HCLK</sub> = f <sub>HSI</sub> / HPRE	250 KHz 655 820 1300 1950 3000 1400 2600	
Table		Parameter				Supply current	sleep mode			
		Symbol				QQI	(LPSleep)			

r-down	
in in low-power sleep modes, Flash in power-dc	
, Flash in pc	
modes	
r sleep	
w-powe	
ol ii lo	
ent consumption in	
ent con	
e 28. Current	
Table 2	
	ĺ

		C	00	Q	0		<u> </u>	00	0	
		125°C	11000	11000	11000	11000	12000	12000	12000	77
		105°C	6400	6400	6400	6400	7200	7200	7100	
	Мах	55°C 85°C	3700	3700	3700	3700	4300	4300	4300	2700
down		55°C	2000	2000	1900	1900	2600	2600	2600	0000
ower-c		25°C	092	200	029	099	1400	1400	1400	1200
sh in p		85°C 105°C 125°C 25°C	2500	2450	2400	2400	3000	3000	2950	2050
es, Fla		105°C	1450	1400	1350	1350	1950	1950	1900	1000
p mod	Тур	85°C	805	292	735	725	1350	1300	1300	1300
ər slee		55°C	790	280	240	245	830	825	825	070
rent consumption in low-power sleep modes, Flash in power-down		25°C	175	125	105	105	029	929	635	640
ion in lov		fнсLK	2 MHz	1 MHz	250 KHz	62.5 KHz	2 MHz	1 MHz	250 KHz	62 5 KH2
onsumbl		Voltage scaling			ı				ı	
Table 28. Current c	Condition			fHCLK = fHSE	disable			fHCLK = fHSI	disable	
		Parameter				Supply current	sleep mode			
		Symbol				IDD	(LPSleep)			

DS12589 Rev 6 85/198

le 29. Current consumption in Stop 1 mode

	<u>*</u>	5								<	<u> </u>									шА
		125°C	11000	11000	11000	11000	11000	11000	11000	11000	-			-	-		-		-	1
		105°C	0099	0099	0099	0029	0059	0099	0099	0029							ı	1	1	1
	MAX <sup>(1)</sup>	85°C	3600	3600	3700	3700	3600	3600	3700	3700	1	1	1	1	-	1	ı	1	1	1
		25°C	1400	1400	1400	1400	1400	1400	1400	1400	1	1		1			1	1	1	,
		25°C	430	430	430	430	430	430	440	440		1			•			ı	1	1
i illoue		125°C	1900	1950	1950	1950	1950	1950	1950	1950	1900	1950	1950	1950		1	ı	ı	1	1
ကျ ၁ကြ		105°C	1050	1050	1050	1100	1050	1050	1050	1100	1050	1050	1050	1100	890	890	890	895	1	1
Current consumption in Stop 1 mode	ТУР	85°C	220	250	222	260	250	222	222	260	250	222	222	292	445	445	445	450	1	1
III COIIS		25°C	175	175	175	180	175	175	175	180	175	175	180	180	150	150	150	150	1	1
a. curre		25°C	58.5	58.5	29.0	59.5	29.0	59.5	59.5	60.5	58.5	29.0	0.09	62.0	58.5	29.0	59.5	61.0	1.39	0.93
lable 29.		Vpp	1.8 V	2.4 V	3.0 V	3.6 V	1.8 V	2.4 V	3.0 V	3.6 V	1.8 V	2.4 V	3.0 V	3.6 V	1.8 V	2.4 V	3.0 V	3.6 V	3.0 V	3.0 V
	Conditions	ı		DTO disabled	NI C disabled				NIC GOCKED BY LSI			RTC clocked by LSE	bypassed at 327.00 Hz			RTC clocked by LSE	mode at 32768 Hz		Wakeup clock is HSI = 16 MHz,	Wakeup clock is HSI = 4 MHz, (HPRE divider=4), voltage Range 2
	Daramotor	רמו מוופנפ.		Supply current	RTC disabled							Supply current			Supply current during wakeup from Stop 1 mode				during wakeup from Stop 1 mode	
	Symbol	3911100		IDD	(Stop 1)		IDD (Stop 1 ii with RTC)									<u> </u>	(Stop 1			

1. Guaranteed by characterization results, unless otherwise specified.



Table 30. Current consumption in Stop 0 mode

<u>:</u>	5		<u> </u>	<u> </u>				
	125°C	12000	12000	12000	12000			
	85°C 105°C 125°C	7100	7100	7100	7200			
$MAX^{(1)}$	3°58	4000	4000	4000	4000			
	ე。99	1600	1600	1600	1600			
	25°C	260	260	260	260			
	125°C	2100	2100	2150	2150			
	85°C 105°C 125°C	1200	1200	1200	1200			
ΤΥB	85°C	089	680	685	685			
	ე.99	280	280	280	285			
	25°C	150	150	155	155			
tions	Vpp	1.8 V	2.4 V	3 \				
Conditions	•							
Daramotor	Parameter Supply current in Stop 0 mode, -							
Cymphol	9							

Guaranteed by characterization results, unless otherwise specified.

	2	5				2	<u> </u>						
		125°C	20000	23000	26000	30000	-	-	-	-			
	1)	105°C	8000	0006	11000	12000	-	-	-	ı			
	MAX <sup>(1)</sup>	85°C	3200	3600	4200	4900	1	1	1	-			
		2°5	1000 3200	1100	1300 4200	1500	-	-	-	-			
		25°C	220	250	280	370	1	1	1	٠			
е		85°C 105°C 125°C 25°C 85°C 105°C 125°C	2600	6450	7400	9200			ı	ı			
y mod		105°C	2250	2600	3050	3800	1	1	1	1			
Standb	TYP	85°C	870	1000	1200	1550	-	-	-	-			
ion in		55°C	205	240	280	385	-	-	-	-			
ısumpt		25°C	1.8 V 92.0	100	120	175	275	335	400	510			
nt cor		Vpp	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V			
Table 31. Current consumption in Standby mode	Conditions	•		No independent	watchdog			With independent	watchdog				
	aotomered	raiailetei	Supply current in Standby mode (backup registers retained), RTC disabled										
	Cympol	ogiii0				<u>00</u>	(Standby)						

DS12589 Rev 6 87/198

Ч

Unit

125°C 105°C MAX<sup>(1)</sup> 85°C 1900 4900 22°C 25°C Table 31. Current consumption in Standby mode (continued) 125°C 105°C 85°C 22°C 25°C 2.4 V 2.4 V 3.6 V 3.6 V 2.4 V 2.4 V Voo 1.8 V 1.8 V 2.4 V 1.8 V 3.6 V 1.8 V 3.6 V 1.8 V 3.6 V 3 < 3 < 3 < 3 < 3 < Conditions -SE quartz<sup>(2)</sup> in low RTC clocked by LSE bypassed at RTC clocked by RTC clocked by RTC clocked by independent independent drive mode watchdog watchdog .SI, with LSI, no Supply current to be added in Standby mode when SRAM2 Supply current in Standby mode (backup registers Parameter RTC enabled is retained retained) (Standby with SRAM2)(3) Symbol ŘTC)



Table 31. Current consumption in Standby mode (continued)

	ţiu]]		mA
		Vpp 25°C 55°C 85°C 105°C 125°C 25°C 55°C 85°C 105°C 125°C	
	1)	105°C	,
	MAX <sup>(1)</sup>	85°C	-
		22°C	-
		25°C	1
		125°C	-
ible 31. Carrein consamption in Standay mode (continued)		105°C	-
	ТҮР	3°58	-
		55°C	
		25°C	2.0
		Vρр	3 V
ie oi: odilelli col	Conditions		p Wakeup clock is HS116 = 16 MHz <sup>(4)</sup> 3 V 2.0
25	Darameter	רמומוופנפו	IDD (wakeup Supply current during wakeup from Standby) from Standby mode
	odano	Sympo	IDD (wakeup from Standby)

Guaranteed by characterization results, unless otherwise specified.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

The supply current in Standby with SRAM2 mode is: IDD\_ALL(Standby) + IDD\_ALL(SRAM2). The supply current in Standby with RTC with SRAM2 mode is: IIDD\_ALL(Standby + IDD\_ALL(SRAM2).

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 35: Low-power mode wakeup timings.

Table 32. Current consumption in Shutdown mode

- - -			•	ΡU	
	25°C         55°C         85°C         105°C         125°C         25°C         55°C         85°C         105°C           14.0         94.0         570         1600         4350         130         420         2100         6100           22.0         120         670         1900         4950         150         490         2400         6900           35.0         150         805         2200         5750         180         560         2800         7800	24000			
	105°C		0069	7800	9100
MAX <sup>(1)</sup>	85°C	2100	2400	2800	3300
	25°C	420	490	560	710
	25°C		150	180	220
	125°C		4950	5750	7350
	105°C	1600	1900	2200	2900
TYP	3°58		029	805	1100
	55°C	94.0	120	150	245
	25°C	14.0	22.0	35.0	74.0
suo	Λрр	1.8 V	2.4 V	3 V	3.6 V
Conditions	•			ı	
actomore d	raiailletei	Supply current	in Shutdown mode (backup	registers	retained) K⊺C disabled
Odaws	93111501		<u>00</u>	(Shutdown)	



DS12589 Rev 6 89/198

Table 32. Current consumption in Shutdown mode (continued)

	2					<	<u> </u>				mA
		125°C	,	ı		ı		,		ı	1
		105°C		ı		1		1	,	1	1
	MAX <sup>(1)</sup>	ე。28	-	-	1	ı	ı	-	-	-	1
-,		2°5°	-	-	-	-		-	-	-	-
		25°C	-	-	-	ı	ı	-	-	-	-
		125°C	4500	0989	7100	11500	-	-	-	-	-
		105°C	1800	2250	3400	7100	1650	2050	2550	3300	-
	Ϋ́	3°58	008	1050	1850	4850	277	026	1200	1750	-
		25°C	355	200	985	3250	375	495	640	925	1
		25°C	280	400	745	2450	275	375	515	710	0.24
	ons	Λορ	1.8 V	2.4 V	3 V	3.6 V	1.8 V	2.4 V	3 V	3.6 V	3 V
	Conditions	ı	RTC	clocked by LSE	bypassed	at 32768 Hz	RTC	clocked by LSE	quartz <sup>(2)</sup> in	now arive mode	Wakeup clock is HSI16 = 16 MHz <sup>(3)</sup>
	Daramotor	raiailletei			Supply current		registers	enabled			Supply current during wakeup from Shutdown mode
	Cympo	39111001				IDD	(Shutdown with RTC)				IDD(wakeup from Shutdown)

1. Guaranteed by characterization results, unless otherwise specified.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 35: Low-power mode wakeup timings.

DS12589 Rev 6

90/198

Table 33. Current consumption in VBAT mode

	<u>*</u>	5						•	ΠA					
		125°C		-	-	1	-	-	-	-	-	-	-	-
		105°C		-	-	1	-	-	-	-	-	-	-	-
	MAX <sup>(1)</sup>	85°C				ı		ı		1		ı		
		55°C				ı				1				-
		25°C	-	-	-	ı	-	-	-	-	-	-	-	
250111		125°C	989	292	865	1500				1	1000	1150	1250	1700
) 		105°C	280	310	098	615	475	069	1550	4700	029	<u> </u>	1050	1500
	ТУР	85°C	105	120	140	240	330	490	1150	3900	415	530	710	1100
200		2°5	21.0	24.0	28.0	54.0	275	400	<u> </u>	0908	315	415	242	870
		25°C	4.00	00'9	00'9	15.0	270	382	725	2500	597	322	480	675
200	ons	Vват	1.8 V	2.4 V	Λε	3.6 V	1.8 V	2.4 V	Λε	3.6 V	1.8 V	2.4 V	Λε	3.6 V
	Conditions	-	RTC 2.2 disabled 3 RTC 1.1 enabled and 2.2 clocked by LSE 3 Bypassed at 3.2768 Hz 3.27							LSE	quartz <sup>(2)</sup>			
	Daramotor							Backup domain						
	Symbol IDD(VBAT)													

1. Guaranteed by characterization results, unless otherwise specified.

α

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

DS12589 Rev 6 91/198

#### I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

#### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 53: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC, OPAMP, COMP input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This is done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 35: Low-power mode wakeup timings*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where

 $I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load  $V_{DD}$  is the I/O supply voltage

f<sub>SW</sub> is the I/O switching frequency

C is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT} + C_{S}$ 

C<sub>S</sub> is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

77/

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 34*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
  - when the peripheral is clocked on
  - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 14: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in Table 34. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 34. Peripheral current consumption

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
AHB	Bus Matrix	5.31	5.00	4.07	4.97	µA/MHz
	DMA1	3.21	2.95	2.45	2.68	
	DMA2	3.10	2.86	2.37	2.59	
	DMAMUX	7.48	6.97	5.74	6.43	
AHB1	CORDIC	1.61	1.50	1.24	1.34	µA/MHz
	FMAC	3.70	3.47	2.86	3.27	
	FLASH	6.10	5.66	4.64	5.33	
	SRAM1	0.31	0.32	0.26	0.38	

Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
	CRC	1.11	1.05	0.86	0.90	
	GPIOA	1.00	0.91	0.73	0.93	İ
	GPIOB	0.55	0.50	0.41	0.54	İ
	GPIOC	0.56	0.51	0.42	0.43	
	GPIOD	0.35	0.33	0.26	0.26	
	GPIOE	0.59	0.55	0.45	0.41	
	GPIOF	0.46	0.43	0.36	0.31	
	GPIOG	0.38	0.36	0.29	0.26	
AHB2	CCMSRAM	0.32	0.31	0.26	0.25	μΑ/MHz
	SRAM2	0.70	0.66	0.55	0.55	
	ADC12 AHB clock domain	6.72	6.27	5.17	5.95	
	ADC12 independent clock domain	0.61	0.59	0.46	0.56	
	DAC1	5.57	5.17	4.40	4.99	
	DAC3	5.67	5.30	NA	NA	
	RNG clock domain	3.63	3.37	NA	Na	
	RNG independent clock domain	1.06	1.00	NA	NA	
AHB	ALL AHB peripherals	79.97	74.54	57.83	66.98	μΑ/MHz
	AHB to APB1 bridge	0.47	0.37	0.32	0.08	
	TIM2	10.84	10.04	8.21	9.31	
	TIM3	9.32	8.65	7.10	8.02	
	TIM4	8.60	8.00	6.61	7.53	
	TIM6	2.88	2.69	2.22	2.66	
	TIM7	2.72	2.53	2.09	2.41	
	CRS	0.65	0.62	0.50	0.57	
APB1	RTC	3.72	3.49	2.92	3.73	μΑ/MHz
	WWDG	0.77	0.74	0.60	0.71	
	SPI2	4.96	4.63	3.82	4.33	
	SPI3	5.33	4.98	4.09	4.67	
	I2S2 clock domain	3.45	3.23	2.65	2.95	
	I2S2 independent clock domain	1.51	1.40	1.17	1.38	
	I2S3 clock domain	3.86	3.62	2.97	3.49	
	I2S3 independent clock domain	1.47	1.36	1.12	1.18	



Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
	USART2 clock domain	3.57	3.36	2.76	3.22	
	USART2 independent clock domain	7.93	7.36	6.10	6.84	
	USART3 clock domain	3.50	3.29	2.68	3.12	
	USART3 independent clock domain	7.69	7.14	5.94	6.71	
	UART4 clock domain	3.30	3.10	2.54	2.91	
	UART4 independent clock domain	6.53	6.06	5.02	5.61	
	I2C1 clock domain	1.69	1.60	1.31	1.53	
	I2C1 independent clock domain	3.95	3.68	3.05	3.47	
	I2C2 clock domain	1.69	1.60	1.31	1.53	
	I2C2 independent clock domain	4.04	3.76	3.11	3.58	
	USB clock domain	0.57	0.55	0.44	0.51	
	USB independent clock domain	1.19	1.10	5.28	NA	
APB1	FDCAN clock domain	9.52	8.90	7.32	8.29	µA/MHz
7 2 .	FDCAN independent clock domain	4.82	4.48	3.70	4.37	, p.,
	PWR	1.26	1.19	0.96	1.04	
	I2C3 clock domain	1.68	1.59	1.30	1.53	
	I2C3 independent clock domain	2.48	2.30	1.92	2.19	
	LPTIM1 clock domain	1.52	1.45	1.17	1.43	
	LPTIM1 independent clock domain	4.38	4.05	3.38	3.68	
	LPUART1 clock domain	2.42	2.29	1.87	2.15	
	LPUART1 independent clock domain	4.65	4.30	3.59	4.14	
	ALL APB1 on	138.92	129.50	105.42	120.34	
	AHB to APB2 bridge	0.43	0.36	0.30	0.19	
	UCPD clock domain	3.67	3.42	2.82	3.24	
	UCPD independent clock domain	1.28	1.20	5.73	NA	



Table 34. Peripheral current consumption (continued)

BUS	Peripheral	Range 1 Boost Mode	Range 1	Range 2	Low-power run and sleep	Unit
	SYSCFG/VREFBUF/COMP	1.94	1.81	1.49	1.82	
	TIM1	12.00	11.16	9.20	10.41	1
	SPI1	2.47	2.32	1.92	2.18	
	TIM8	11.65	10.83	8.93	10.17	
	USART1 clock domain	2.84	2.65	2.18	2.48	
	USART1 independent clock domain	7.01	6.53	5.38	6.17	
A DDQ	SPI4	2.47	2.32	1.92	2.18	0 /0.41.1=
APB2	TIM15	6.00	5.57	4.61	5.26	µA/MHz
	TIM16	4.18	3.89	3.20	3.57	
	TIM17	4.37	4.06	3.33	3.76	
	SAI1 clock domain	3.08	2.88	2.36	2.79	
	SAI1 independent clock domain	3.07	2.84	2.35	2.63	
	ALL APB2 on	62.79	58.41	52.90	53.64	<u> </u>
	ALL peripherals	250.00	210.44	179.05	225.00	<u> </u>

# 5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in *Table 35* are the latency between the event and the execution of the first user instruction.

The device goes in low-power mode after the WFE (Wait For Event) instruction.

Table 35. Low-power mode wakeup timings<sup>(1)</sup>

Symbol	Parameter		Conditions	Тур	Max	Unit
t <sub>WUSLEEP</sub>	Wakeup time from Sleep mode to Run mode		-	11	12	Nb of
t <sub>WULPSLEEP</sub>	Wakeup time from Low- power sleep mode to Low- power run mode		-	10	11	CPU cycles
	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	5.8	6	
4	mode to Run mode in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	18.4	19.1	
twustop0	Wake up time from Stop 0	Range 1	Wakeup clock HSI16 = 16 MHz	2.8	3	
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	2.9	3	
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	9.5	9.8	
	mode to Run in Flash	Range 2	Wakeup clock HSI16 = 16 MHz	21.9	22.7	
	Wake up time from Stop 1	Range 1	Wakeup clock HSI16 = 16 MHz	6.6	6.9	
	mode to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	6.4	6.6	
t <sub>WUSTOP1</sub>	Wake up time from Stop 1 mode to Low-power run mode in Flash	Regulator in low-power	Wakeup clock HSI16 = 16 MHz,	26.1	27.1 <sup>(2)</sup>	μs
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	with HPRE = 8	14.4	15 <sup>(2)</sup>	
t <sub>WUSTBY</sub>	Wakeup time from Standby mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	29.7	33.8	
t <sub>WUSTBY</sub> SRAM2	Wakeup time from Standby with SRAM2 to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	29.7	33.5	
t <sub>WUSHDN</sub>	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock HSI16 = 16 MHz	267.9	274.6 <sup>(2)</sup>	
t <sub>WULPRUN</sub>	Wakeup time from Low- power run mode to Run mode <sup>(3)</sup>	Wakeup clock HPRE = 8	HSI16 = 16 MHz	5	7	

<sup>1.</sup> Guaranteed by characterization results.

<sup>3.</sup> Time until REGLPF flag is cleared in PWR\_SR2.



DS12589 Rev 6 97/198

<sup>2.</sup> Characterization results for temperature range from 0°C to 125°C.

Table 36. Regulator modes transition times<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>VOST</sub>	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 <sup>(2)</sup>	Wakeup clock HSI16 = 16 MHz HPRE = 8	20	40	μs

<sup>1.</sup> Guaranteed by characterization results.

Table 37. Wakeup time using USART/LPUART<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
Wakeup time needed to calculate the maximum USART/LPUART baudrate	Stop 0 mode	1	1.7		
t <sub>WUUSART</sub>	allowing to wakeup up from stop mode when USART/LPUART clock source is HSI16	Stop 1 mode	1	8.5	μs

<sup>1.</sup> Guaranteed by design.

#### 5.3.7 External clock source characteristics

### High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in *Section 5.3.14*. However, the recommended clock input waveform is shown in *Figure 19: High-speed external clock source AC timing diagram*.

Table 38. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	User external clock	Voltage scaling Range 1	-	8	48	MHz
f <sub>HSE_ext</sub>	source frequency	Voltage scaling Range 2	ı	8	26	IVII IZ
V <sub>HSEH</sub>	OSC_IN input pin high level voltage	-	0.7 V <sub>DD</sub>	-	$V_{DD}$	>
V <sub>HSEL</sub>	OSC_IN input pin low level voltage	-	$V_{SS}$	-	0.3 V <sub>DD</sub>	•
t <sub>w(HSEH)</sub>	OSC_IN high or low time	Voltage scaling Range 1	7	-	-	nc
t <sub>w(HSEL)</sub>	OSO_IN HIGH OF IOW LITTLE	Voltage scaling Range 2	18	-	-	ns

<sup>1.</sup> Guaranteed by design.

4

<sup>2.</sup> Time until VOSF flag is cleared in PWR\_SR2.




Figure 19. High-speed external clock source AC timing diagram

#### Low-speed external user clock generated from an external source


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in Section 5.3.14. However, the recommended clock input waveform is shown in Figure 20.

**Symbol Conditions** Max Unit **Parameter** Min Typ User external clock source 1000  $f_{LSE\_ext}$ 32.768 kHz frequency OSC32\_IN input pin high  $0.7 V_{DD}$  $V_{LSEH}$  $V_{DD}$ level voltage ٧ OSC32\_IN input pin low level  $V_{\mathsf{LSEL}}$  $V_{SS}$  $0.3 V_{DD}$ voltage tw(LSEH) OSC32\_IN high or low time 250 ns  $t_{w(LSEL)}$ 

Table 39. Low-speed external user clock characteristics<sup>(1)</sup>

<sup>1.</sup> Guaranteed by design.



DS12589 Rev 6

#### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 40*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

	Table 40. HSE oscillator characteristics								
Symbol	Parameter	Conditions <sup>(2)</sup>	Min	Тур	Max	Unit			
f <sub>OSC_IN</sub>	Oscillator frequency	-	4	8	48	MHz			
$R_{F}$	Feedback resistor	-	-	200	-	kΩ			
		During startup <sup>(3)</sup>	-	-	5.5				
		$V_{DD}$ = 3 V, Rm = 30 $\Omega$ , CL = 10 pF@8 MHz	-	0.44	-				
		$V_{DD}$ = 3 V, Rm = 45 $\Omega$ , CL = 10 pF@8 MHz	-	0.45	-				
I <sub>DD(HSE)</sub>	HSE current consumption	$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 5  pF@48 MHz	-	0.68	-	mA			
		$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 10  pF@48 MHz	-	0.94	-				
		$V_{DD} = 3 \text{ V},$ $Rm = 30 \Omega,$ CL = 20  pF@48 MHz	-	1.77	ı				
G <sub>m</sub>	Maximum critical crystal transconductance	Startup	-	-	1.5	mA/V			
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	2	-	ms			

Table 40. HSE oscillator characteristics(1)

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 21*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ .



<sup>1.</sup> Guaranteed by design.

<sup>2.</sup> Resonator characteristics given by the crystal/ceramic resonator manufacturer.

<sup>3.</sup> This consumption level occurs during the first 2/3 of the  $t_{\text{SU(HSE)}}$  startup time

<sup>4.</sup> t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 21. Typical application with an 8 MHz crystal

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

4

DS12589 Rev 6

Conditions<sup>(2)</sup> **Symbol Parameter** Min Тур Max Unit LSEDRV[1:0] = 00250 Low drive capability LSEDRV[1:0] = 01 315 Medium low drive capability LSE current consumption nΑ I<sub>DD(LSE)</sub> LSEDRV[1:0] = 10 500 Medium high drive capability LSEDRV[1:0] = 11 630 High drive capability LSEDRV[1:0] = 000.5 Low drive capability LSEDRV[1:0] = 01 0.75 Medium low drive capability Maximum critical crystal **Gm**<sub>critmax</sub> μA/V gm LSEDRV[1:0] = 10 1.7 Medium high drive capability LSEDRV[1:0] = 11 2.7 High drive capability t<sub>SU(LSE)</sub>(3) Startup time 2 V<sub>DD</sub> is stabilized

Table 41. LSE oscillator characteristics  $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ 

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 22. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.



<sup>1.</sup> Guaranteed by design.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

t<sub>SU/LSE</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

### 5.3.8 Internal clock source characteristics

The parameters given in *Table 42* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*. The provided curves are characterization results, not tested in production.

## High-speed internal (HSI16) RC oscillator

Table 42. HSI16 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI16</sub>	HSI16 Frequency	V <sub>DD</sub> =3.0 V, T <sub>A</sub> =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	%
	Thomas distributing step	Trimming code is a multiple of 64	-4	-6	-8	70
DuCy(HSI16) <sup>(2)</sup>	Duty Cycle	-	45	-	55	%
. (110140)	HSI16 oscillator frequency	T <sub>A</sub> = 0 to 85 °C	-1	-	1	%
$\Delta_{Temp}(HSI16)$	drift over temperature	T <sub>A</sub> = -40 to 125 °C	-2	-	1.5	%
$\Delta_{\text{VDD}}(\text{HSI16})$	HSI16 oscillator frequency drift over V <sub>DD</sub>	V <sub>DD</sub> =1.62 V to 3.6 V	-0.1	-	0.05	%
t <sub>su</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator start-up time	-	ı	0.8	1.2	μs
t <sub>stab</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator stabilization time	-	-	3	5	μs
I <sub>DD</sub> (HSI16) <sup>(2)</sup>	HSI16 oscillator power consumption	-	-	155	190	μΑ

<sup>1.</sup> Guaranteed by characterization results.

103/198

<sup>2.</sup> Guaranteed by design.




Figure 23. HSI16 frequency versus temperature

High-speed internal 48 MHz (HSI48) RC oscillator

Table 43. HSI48 oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI48</sub>	HSI48 Frequency	V <sub>DD</sub> =3.0V, T <sub>A</sub> =30°C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 <sup>(2)</sup>	0.18 <sup>(2)</sup>	%
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 <sup>(3)</sup>	±3.5 <sup>(3)</sup>	-	%
DuCy(HSI48)	Duty Cycle	-	45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC	Accuracy of the HSI48 oscillator over temperature	V <sub>DD</sub> = 3.0 V to 3.6 V, T <sub>A</sub> = -15 to 85 °C		-	±3 <sup>(3)</sup>	%
ACC <sub>HSI48_REL</sub>	(factory calibrated)	$V_{DD}$ = 1.65 V to 3.6 V, $T_A$ = -40 to 125 °C	-	-	±4.5 <sup>(3)</sup>	/0
D (HSIV8)	HSI48 oscillator frequency	V <sub>DD</sub> = 3 V to 3.6 V	-	0.025 <sup>(3)</sup>	0.05 <sup>(3)</sup>	%
D <sub>VDD</sub> (HSI48)	drift with V <sub>DD</sub>	V <sub>DD</sub> = 1.65 V to 3.6 V	-	0.05 <sup>(3)</sup>	0.1 <sup>(3)</sup>	/0
t <sub>su</sub> (HSI48)	HSI48 oscillator start-up time	-		2.5 <sup>(2)</sup>	6 <sup>(2)</sup>	μs
I <sub>DD</sub> (HSI48)	HSI48 oscillator power consumption	-	-	340 <sup>(2)</sup>	380 <sup>(2)</sup>	μA

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
N <sub>T</sub> jitter	Next transition jitter Accumulated jitter on 28 cycles <sup>(4)</sup>	-	-	+/-0.15 <sup>(2)</sup>	-	ns
P <sub>T</sub> jitter	Paired transition jitter Accumulated jitter on 56 cycles <sup>(4)</sup>	-	-	+/-0.25 <sup>(2)</sup>	-	ns

Table 43. HSI48 oscillator characteristics<sup>(1)</sup> (continued)

- 1.  $V_{DD}$  = 3 V,  $T_A$  = -40 to 125°C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Jitter measurement are performed without clock source activated in parallel.




Figure 24. HSI48 frequency versus temperature

### Low-speed internal (LSI) RC oscillator

**Conditions Symbol** Unit **Parameter** Min Тур Max  $V_{DD} = 3.0 \, \overline{V}$ 32.96 31.04  $T_A = 30 \,^{\circ}C$ LSI Frequency kHz  $f_{LSI}$  $V_{DD} = 1.62 \text{ to } 3.6 \text{ V},$ 29.5 34  $T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$ LSI oscillator start-up  $t_{SU}(LSI)^{(2)} \\$ 130 80 μs time

Table 44. LSI oscillator characteristics<sup>(1)</sup>

DS12589 Rev 6 105/198

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>STAB</sub> (LSI) <sup>(2)</sup>	LSI oscillator stabilization time	5% of final frequency	-	125	180	μs
I <sub>DD</sub> (LSI) <sup>(2)</sup>	LSI oscillator power consumption	-	-	110	180	nA

Table 44. LSI oscillator characteristics<sup>(1)</sup> (continued)

### 5.3.9 PLL characteristics

The parameters given in *Table 45* are derived from tests performed under temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 17: General operating conditions*.

Table 45. PLL characteristics<sup>(1)</sup>

Parameter Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock <sup>(2)</sup>	-	2.66	-	16	MHz
f <sub>PLL_IN</sub>	PLL input clock duty cycle	-	45	-	55	%
_		Voltage scaling Range 1 Boost mode	2.0645	-	170	
f <sub>PLL_P_OUT</sub>	PLL multiplier output clock P	Voltage scaling Range 1	2.0645	-	150	
		Voltage scaling Range 2	2.0645	-	26	
		Voltage scaling Range 1 Boost mode	8	-	170	
f <sub>PLL_Q_OUT</sub>	PLL multiplier output clock Q	Voltage scaling Range 1	8	-	150	
		Voltage scaling Range 2	8	-	26	MHz
	Voltage scaling Range 1 8 -	-	170			
f <sub>PLL_R_OUT</sub>	PLL multiplier output clock R	Voltage scaling Range 1	8	-	150	
		Voltage scaling Range 2	8	-	26	
ť	DLL VCO output	Voltage scaling Range 1	96	-	344	
f <sub>VCO_OUT</sub>	PLL VCO output	Voltage scaling Range 2	96	-	128	
t <sub>LOCK</sub>	PLL lock time	-	-	15	40	μs
littor	RMS cycle-to-cycle jitter	Custom sleek 150 MUz	-	28.6	-	Lno
Jitter	RMS period jitter	System clock 150 MHz	-	21.4	-	±ps
		VCO freq = 96 MHz	-	200	260	
I <sub>DD</sub> (PLL)	PLL power consumption on V <sub>DD</sub> <sup>(1)</sup>	VCO freq = 192 MHz	-	300	380	μΑ
	טט	VCO freq = 344 MHz	-	520	650	

<sup>1.</sup> Guaranteed by design.

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Guaranteed by design.

<sup>2.</sup> Take care of using the appropriate division factor M to obtain the specified PLL input clock values.

# 5.3.10 Flash memory characteristics

Table 46. Flash memory characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Тур	Max	Unit
t <sub>prog</sub>	64-bit programming time	-	81.7	83.35	μs
4	One row (32 double	Normal programming	2.61	2.7	
<sup>t</sup> prog_row	word) programming time	Fast programming	1.91	1.95	
+	One page (2 Kbytes)	Normal programming	mming 20.91	21.34	ms
t <sub>prog_page</sub>	programming time	Fast programming	15.29	15.6	
t <sub>ERASE</sub>	Page (2 Kbytes) erase time	-	22.02	24.47	
+	One bank (128 Kbyte)	Normal programming	1.34	1.49	
<sup>t</sup> prog_bank	programming time	Fast programming	0.98	1.09	S
t <sub>ME</sub>	Mass erase time	-	22.13	24.6	ms
	Average consumption	Write mode	3.5	-	
	from V <sub>DD</sub>	Erase mode	3.5	-	mA
I <sub>DD</sub>	Maximum ourrant (neek)	Write mode	7 (for 6 µs)	-	IIIA
	Maximum current (peak)	Erase mode	7 (for 67 μs)	-	

<sup>1.</sup> Guaranteed by design.

Table 47. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Unit
N <sub>END</sub>	Endurance	T <sub>A</sub> = -40 to +105 °C	10	kcycles
t <sub>RET</sub>	Data retention	1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 85 °C	30	- Years
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 105 °C	15	
		1 kcycle <sup>(2)</sup> at T <sub>A</sub> = 125 °C	7	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 55 °C	30	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 85 °C	15	
		10 kcycles <sup>(2)</sup> at T <sub>A</sub> = 105 °C	10	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Cycling performed over the whole temperature range.

#### 5.3.11 **EMC** characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 48. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter Conditions** Class  $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin  $f_{HCLK} = 170 \text{ MHz}.$ 2B  $V_{FESD}$ to induce a functional disturbance conforming to IEC 61000-4-2 Fast transient voltage burst limits to be  $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$  $f_{HCLK} = 170 \text{ MHz},$ applied through 100 pF on V<sub>DD</sub> and V<sub>SS</sub> 5A  $V_{EFTB}$ pins to induce a functional disturbance conforming to IEC 61000-4-4

Table 48. EMS characteristics

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. [f<sub>HSE</sub>/f<sub>HCLK</sub>] Monitored **Symbol** Conditions Unit **Parameter** frequency band 8 MHz / 170 MHz 0.1 MHz to 30 MHz 3 30 MHz to 130 MHz -2  $V_{DD} = 3.6 \text{ V}, T_A = 25 ^{\circ}\text{C},$ dBuV Peak level LQFP100 package 130 MHz to 1 GHz 25  $S_{EMI}$ compliant with IEC 61967-2 1 GHz to 2 GHz 18 4 EMI Level

Table 49. EMI characteristics

### 5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

## Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESDA/JEDEC JS- 002	C1	250	٧

Table 50. ESD absolute maximum ratings



DS12589 Rev 6 109/198

<sup>1.</sup> Guaranteed by characterization results.

#### Static latch-up

Two complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 51. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	TA = +125 °C conforming to JESD78E	Class II level A

### 5.3.13 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5  $\mu$ A/+0  $\mu$ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 52*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 52. I/O current injection susceptibility

Symbol	Description		Funct suscep	Unit	
Symbol		Description		Positive injection	UIII
		All except TT_a, PF2	-5	NA	
$I_{INJ}^{(1)}$	Injected current on pin	PF2	-0	NA	mA
		TT_a pins	-5	0	

1. Guaranteed by characterization.

57

## 5.3.14 I/O port characteristics

## General input/output characteristics

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 17: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 53. I/O static characteristics

Symbol	Parameter		Conditions	Min	Тур	Max	Unit		
		All except	1621/21/2261/			0.3xV <sub>DD</sub>			
V <sub>II</sub> (1)(2)	I/O input low level	FT_c	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	-	_	0.39xV <sub>DD</sub> -0.06 <sup>(3)</sup>	V		
\ \IL\ \\ \\	voltage	FT_c	1.62 V <v<sub>DD&lt;3.6 V</v<sub>			0.3xV <sub>DD</sub>	V		
		1 1_0	1.02 V \ V DD \ 3.0 V	-	1	0.25xV <sub>DD</sub>			
	I/O input	All except	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	0.7xV <sub>DD</sub>	-	-			
V <sub>IH</sub> <sup>(1)(2)</sup>	high level	FT_c	1.02 V V DD 10.0 V	$0.49 \text{xV}_{\text{DD}} + 0.26^{(3)}$	-	-	V		
	voltage	FT_c	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	0.7xV <sub>DD</sub>	i	-			
V <sub>HYS</sub> <sup>(3)</sup>	Input hysteresis	TT_xx, FT_xxx, NRST	1.62 V <v<sub>DD&lt;3.6 V</v<sub>	-	200	-	mV		
		FT xx	$0 < V_{IN} \le V_{DD}$	-	-	±100			
	except FT_c  FT_c  Input leakage current <sup>(3)</sup> FT_u, PC3		except	$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	-	650 <sup>(4)</sup>		
		FT_c	V <sub>DD</sub> +1 V < V <sub>IN</sub> ≤ 5.5 V	-	-	200 <sup>(4)</sup>			
		ET o	$0 \le V_{IN} \le V_{DDMAX}$	-	-	2000			
			V <sub>DD</sub> ≤ V <sub>IN</sub> <0.5 V	-	-	3000			
					$0 \le V_{IN} \le V_{DD}$	-	-	±150	nA
I <sub>leak</sub>		$V_{DD} \le V_{IN} \le V_{DD} + 1 V$	-	ı	±2500	IIA			
			$V_{DD} \le V_{IN} \le 5.5 \text{ V}$	-	ı	±250			
		FT_d	$0 \le V_{IN} \le V_{DD}$	-	i	±4500			
		1 1_u	$V_{DD} + 1V \le V_{IN} \le 5.5 \text{ V}$	-	-	±9000			
		TT_xx	$0 \le V_{IN} \le V_{DD}$	-	-	±150			
		11_	$V_{DD} \le V_{IN} \le 3.6 \text{ V}$	-	-	2000			
R <sub>PU</sub>	Weak pull- up equivalent resistor <sup>(5)</sup>		$V_{IN} = V_{SS}$	25	40	55	1.0		
R <sub>PD</sub>	Weak pull- down equivalent resistor <sup>(5)</sup>		$V_{IN} = V_{DD}$	25	40	55	kΩ		
C <sub>IO</sub>	I/O pin capacitance	I/O pin capacitance	-	-	5	-	pF		

<sup>1.</sup> Refer to Figure 25: I/O input characteristics

DS12589 Rev 6 111/198

- 2. Data based on characterization results, not tested in production
- 3. Guaranteed by design.
- 4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula:  $I_{Total\_lleak\_max} = 10 \ \mu A + [number of I/Os where VIN is applied on the pad]_x I_{lkg}(Max)$ .
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

Note:

For more information about GPIO properties, refer to the application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption" available from the ST website www.st.com.

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in *Figure 25* for standard I/Os, and 5 V tolerant I/Os (except FT\_c).




Figure 25. I/O input characteristics

#### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 5.2:

- The sum of the currents sourced by all the I/Os on V<sub>DD</sub>, plus the maximum consumption of the MCU sourced on V<sub>DD</sub>, cannot exceed the absolute maximum rating ΣI<sub>VDD</sub> (see *Table 14: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub>, plus the maximum consumption of the MCU sunk on V<sub>SS</sub>, cannot exceed the absolute maximum rating ΣI<sub>VSS</sub> (see Table 14: Voltage characteristics).

#### **Output voltage levels**

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 54. Output voltage characteristics<sup>(1)(2)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	CMOS port	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA for FT_c}$ $I/Os = 8 \text{ mA for other I/Os V}_{DD}$ $\geq 2.7 \text{ V}$	V <sub>DD</sub> -0.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	TTL port	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	$ I_{IO}  = 2 \text{ mA for FT_c}$ I/Os = 8  mA for other I/Os $V_{DD} \ge 2.7 \text{ V}$	2.4	-	
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	All I/Os except FT_c	-	1.3	V
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I <sub>IO</sub>   = 20 mA V <sub>DD</sub> ≥ 2.7 V	V <sub>DD</sub> -1.3	-	v
V <sub>OL</sub> <sup>(3)</sup>	Output low level voltage for an I/O pin	I <sub>IO</sub>   = 1 mA for FT_c	-	0.4	
V <sub>OH</sub> <sup>(3)</sup>	Output high level voltage for an I/O pin	I/Os = 4 mA for other I/Os V <sub>DD</sub> ≥ 1.62 V	V <sub>DD</sub> -0.45	-	
V <sub>OLFM+</sub>	Output low level voltage for an FT I/O pin in FM+ mode (FT I/O with "f"	$ I_{IO}  = 20 \text{ mA}$ $V_{DD} \ge 2.7 \text{ V}$	-	0.4	
(3)	option)	I <sub>IO</sub>   = 10 mA V <sub>DD</sub> ≥ 1.62 V	-	0.4	

The I<sub>IO</sub> current sourced or sunk by the device must always respect the absolute maximum rating specified in Table 14:
 Voltage characteristics, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI<sub>IO</sub>.

#### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 26* and *Table 55*, respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.



DS12589 Rev 6 113/198

<sup>2.</sup> TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

<sup>3.</sup> Guaranteed by design.

Table 55. I/O (except FT\_c) AC characteristics<sup>(1) (2)</sup>

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	5	
		Maximum	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	1	N 41 1—
	Fmax	frequency	C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	10	MHz
00			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	1.5	
00			C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	25	
	T=/Tf	Output rise and	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	52	
	Tr/Tf	fall time	C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	17	ns
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	37	
			C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	25	
	<b></b>	Maximum	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	10	NAL 1-
	Fmax frequency	frequency	C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	50	MHz
01			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	15	
01	Tr/Tf	Tr/Tf Output rise and fall time	C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	9	
			C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	16	ns
			C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	4.5	
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	9	
		Fmax Maximum frequency	C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	50	MHz
	Fmay		C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	25	
	Fillax		C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	100 <sup>(3)</sup>	
40			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	37.5	
10			C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	5.8	
	T/Tf	Output rise and	C=50 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	11	
	Tr/Tf	fall time	C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	2.5	ns
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	5	
			C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	120 <sup>(3)</sup>	
	Fmay	Maximum	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	50	NALI-
	Fmax	frequency	C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	180 <sup>(3)</sup>	MHz
11			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	75	
11			C=30 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	3.3	
	Tr/Tf	Output rise and	C=30 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	6	no
	11/11	fall time <sup>(4)</sup>	C=10 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	1.7	ns
			C=10 pF, 1.62 V≤V <sub>DD</sub> ≤2.7 V	-	3.3	



Table FF I/O (except FT	c) AC characteristics <sup>(1)</sup> (2)	(continued)
Table 55. I/O (except F I	c) AC characteristics (1) (-7)	(continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
	Fmax <sup>(5)</sup>	Maximum frequency		-	1	MHz
FM+	Tr/TF <sup>(4)</sup>	Output high to low level fall time	C=50 pF, 1.6 V≤V <sub>DD</sub> ≤3.6 V	-	5	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" for a description of GPIO Port configuration register.
- 2. Guaranteed by design.
- 3. This value represented the I/O capability but maximum system frequency is 170 MHz.
- 4. The fall time is defined between 70% and 30% of the output waveform accordingly to I2C specification.
- 5. The maximum frequency is defined with the following conditions:

  - (Tr+ Tf) ≤ 2/3 T. 45%<Duty cycle<55%

Table 56. I/O FT\_c AC characteristics<sup>(1)</sup> (2)

Speed	Symbol	Parameter	Parameter Conditions		Max	Unit
	Fmax	Maximum	C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	2	MHz
	FIIIax	frequency	C=50 pF, 1.6 V≤V <sub>DD</sub> ≤2.7 V	-	1	IVITZ
0	Tr/Tf	Output H/L to	C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	170	
		Tr/Tf L/H level fall time	C=50 pF, 1.6 V≤V <sub>DD</sub> ≤2.7 V	-	330	ns
	Fmax Maximum	Maximum	C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	10	MHz
,	Fillax	frequency	C=50 pF, 1.6 V≤V <sub>DD</sub> ≤2.7 V	-	5	IVII IZ
1		Output H/L to	C=50 pF, 2.7 V≤V <sub>DD</sub> ≤3.6 V	-	35	
	Tr/Tf	L/H level fall time	C=50 pF, 1.6 V≤V <sub>DD</sub> ≤2.7 V	-	65	ns

- The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is configured in the SYSCFG\_CFGR1 register. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm based 32-bit MCUs" for a description of GPIO Port configuration register.
- 2. Guaranteed by design.




Figure 26. I/O AC characteristics definition<sup>(1)</sup>

1. Refer to Table 55: I/O (except FT\_c) AC characteristics.

### 5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor,  $R_{\text{PU}}$ .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 17: General operating conditions*.

**Symbol Parameter Conditions** Min Тур Max Unit NRST input low level  $V_{IL(NRST)}$  $0.3_xV_{DD}$ voltage V NRST input high level  $V_{IH(NRST)}$  $0.7xV_{DD}$ voltage NRST Schmitt trigger 200 mV  $V_{hys(NRST)}$ voltage hysteresis Weak pull-up equivalent  $R_{PU}$  $V_{IN} = V_{SS}$ 25 40 55 kΩ resistor(2) NRST input filtered 70  $V_{F(NRST)}$ ns pulse NRST input not filtered  $1.71 \text{ V} \leq \text{V}_{\text{DD}}$ V<sub>NF(NRST)</sub> 350 ns ≤ 3.6 V pulse

Table 57. NRST pin characteristics<sup>(1)</sup>

<sup>1.</sup> Guaranteed by design.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 27. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in *Table 57: NRST pin characteristics*. Otherwise the reset is not taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

### 5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 58. EXTI input characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

1. Guaranteed by design.

## 5.3.17 Analog switches booster

Table 59. Analog switches booster characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit	
$V_{DD}$	V <sub>DD</sub> Supply voltage		-	3.6	V	
t <sub>SU(BOOST)</sub>	Booster startup time	-	-	240	μs	
I <sub>DD(BOOST)</sub>	Booster consumption for $1.62 \text{ V} \le \text{V}_{DD} \le 2.0 \text{ V}$	-	-	250		
	Booster consumption for $2.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 2.7 \text{ V}$	-	-	500	μΑ	
	Booster consumption for $2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.6 \text{ V}$	-	-	900		

1. Guaranteed by design.

DS12589 Rev 6 117/198

## 5.3.18 Analog-to-digital converter characteristics

Unless otherwise specified, the parameters given in *Table 60* are preliminary values derived from tests performed under ambient temperature,  $f_{PCLK}$  frequency and  $V_{DDA}$  supply voltage conditions summarized in *Table 17: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 60. ADC characteristics<sup>(1) (2)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>DDA</sub>	Analog supply voltage	-	1.62	-	3.6	V	
	Positive	V <sub>DDA</sub> ≥ 2 V	2	-	$V_{DDA}$	V	
V <sub>REF+</sub>	reference voltage	V <sub>DDA</sub> < 2 V		$V_{DDA}$		V	
V <sub>REF-</sub>	Negative reference voltage	-		V <sub>SSA</sub>		V	
V <sub>CMIN</sub>	Input common mode	Differential	(V <sub>REF+</sub> +V <sub>REF-</sub> )/2 - 0.18	(V <sub>REF+</sub> + V <sub>REF-</sub> )/2	(V <sub>REF+</sub> + V <sub>REF-</sub> )/2 + 0.18	V	
		Range 1, single ADC operation	0.14	-	60		
		Range 2	-	-	26		
	ADC clock frequency	Range 1, all ADCs operation, single ended mode V <sub>DDA</sub> ≥ 2.7 V	0.14	-	52		
f <sub>ADC</sub>		frequency	Range 1, all ADCs operation, single ended mode $V_{DDA} \ge 1.62 \text{ V}$	0.14	-	42	MHz
		Range 1, all ADCs operation, differential mode V <sub>DDA</sub> ≥ 1.62 V	0.14	-	56		
f <sub>s</sub>	Sampling rate, continuous mode	For given resolution and sampling time cycles (t <sub>s</sub> )	0.001	f <sub>ADC</sub> / (s [cycles] + r	sampling time resolution [bits] + 0.5)	Msps	
T <sub>TRIG</sub>	External trigger period	Considering trigger conversion latency time (t <sub>LATR</sub> or t <sub>LATRINJ</sub> )	-	-	1ms	-	
	репоа	Resolution = 12 bits, fADC=60 MHz	tconv + [t <sub>LATR</sub> or t <sub>LATRINJ</sub> ]	-			
V <sub>AIN</sub> (3)	Conversion voltage range	-	0	-	V <sub>REF+</sub>	V	



Table 60. ADC characteristics<sup>(1)</sup> (2) (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>AIN</sub> <sup>(4)</sup>	External input impedance	-	-	-	50	kΩ
C <sub>ADC</sub>	Internal sample and hold capacitor	-	-	5	-	pF
t <sub>STAB</sub>	Power-up time	-		1		conversion cycle
4	Calibration time	f <sub>ADC</sub> = 60 MHz		1.93		μs
t <sub>CAL</sub>	Calibration time	-		116		1/f <sub>ADC</sub>
	Trigger	CKMODE = 00	1.5	2	2.5	
	conversion latency Regular	CKMODE = 01	-	-	2.0	
t <sub>LATR</sub>	and injected	CKMODE = 10	-	-	2.25	1/f <sub>ADC</sub>
	channels without conversion abort	CKMODE = 11	-	-	2.125	
	Trigger	CKMODE = 00	2.5	3	3.5	
	conversion latency Injected	CKMODE = 01	-	-	3.0	
t <sub>LATRINJ</sub>	channels	CKMODE = 10	-	-	3.25	1/f <sub>ADC</sub>
	aborting a regular conversion	CKMODE = 11	-	-	3.125	
		f <sub>ADC</sub> = 60 MHz	0.0416	-	10.675	μs
t <sub>s</sub>	Sampling time	-	2.5	-	640.5	1/f <sub>ADC</sub>
t <sub>ADCVREG_STUP</sub>	ADC voltage regulator start-up time	-	-	-	20	μs
t <sub>CONV</sub>	Total conversion time (including	f <sub>ADC</sub> = 60 MHz Resolution = 12 bits	0.25	-	10.883	μs
	sampling time)	-	t <sub>s</sub> [cycles] + reso	olution [bits]	+0.5 = 15 to 653	1/f <sub>ADC</sub>
	ADC	fs = 4 Msps	-	590	730	
I <sub>DDA</sub> (ADC)	consumption from the V <sub>DDA</sub>	fs = 1 Msps	-	160	220	μΑ
	supply	fs = 10 ksps	-	16	50	
	ADC	fs = 4 Msps	-	110	140	
I <sub>DDV_S</sub> (ADC)	consumption from the V <sub>REF+</sub>	fs = 1 Msps	-	30	40	μΑ
	single ended mode	fs = 10 ksps	-	0.6	2	L.,,
	ADC	fs = 4 Msps	-	220	270	
I <sub>DDV_D</sub> (ADC)	consumption	fs = 1 Msps	-	60	70	μΑ
_	IIOIII lile V <sub>REF+</sub>	fs = 10 ksps	-	1.3	3	

<sup>1.</sup> Guaranteed by design.



#### **Electrical characteristics**

- 2. The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disabled when  $V_{DDA} \ge 2.4$  V.
- 3. V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub>, depending on the package. Refer to Section 4: Pinouts and pin description for further details.
- 4. The maximum value of RAIN can be found in Table 61: Maximum ADC RAIN.

The maximum value of R<sub>AIN</sub> can be found in *Table 61: Maximum ADC RAIN*.

Table 61. Maximum ADC R<sub>AIN</sub><sup>(1)(2)</sup>

Desclution	Sampling cycle	Sampling time	R <sub>AIN</sub> n	nax (Ω)
Resolution	@60 MHz	[ns]	Fast channels <sup>(3)</sup>	Slow channels <sup>(4)</sup>
	2.5	41.67	100	N/A
	6.5	108.33	330	100
	12.5	208.33	680	470
12 bits	24.5	408.33	1500	1200
12 Dits	47.5	791.67	2200	1800
	92.5	1541.67	4700	3900
	247.5	4125	12000	10000
	640.5	10675	39000	33000
	2.5	41.67	120	N/A
	6.5	108.33	390	180
	12.5	208.33	820	560
40 hita	24.5	408.33	1500	1200
10 bits	47.5	791.67	2200	1800
	92.5	1541.67	5600	4700
	247.5	4125	12000	10000
	640.5	10675	47000	39000
	2.5	41.67	180	N/A
	6.5	108.33	470	270
	12.5	208.33	1000	680
O hita	24.5	408.33	1800	1500
8 bits	47.5	791.67	2700	2200
	92.5	1541.67	6800	5600
	247.5	4125	15000	12000
	640.5	10675	50000	50000
	2.5	41.67	220	N/A
	6.5	108.33	560	330
	12.5	208.33	1200	1000
6 hita	24.5	408.33	2700	2200
6 bits	47.5	791.67	3900	3300
	92.5	1541.67	8200	6800
	247.5	4125	18000	15000
	640.5	10675	50000	50000



DS12589 Rev 6 121/198

- 1. Guaranteed by design.
- 2. The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4V). It is disabled when  $V_{DDA} \ge 2.4$  V.
- 3. Fast channels are: ADCx\_IN1 to ADCx\_IN5.
- 4. Slow channels are: all ADC inputs except the fast channels.

Table 62. ADC accuracy - limited test conditions  $\mathbf{1}^{(1)(2)(3)}$ 

Symbol	Parameter	Conditions <sup>(4)</sup>					Max	Unit
			Single	Fast channel (max speed)	-	5.9	6.9	
	Total		ended	Slow channel (max speed)	-	5.5	6.9	
ET	unadjusted error		D:#a-a-a-ti-al	Fast channel (max speed)	-	4.6	5.6	
			Differential	Slow channel (max speed)	-	4	5.6	
			Single	Fast channel (max speed)	-	2.5	4	
F0	Offe et e me	ended Slow channel (max spec	Slow channel (max speed)	-	1.9	4		
EO	Offset error		D:#a-a-a-ti-al	Fast channel (max speed)	-	1.8	2.8	
			Differential	Slow channel (max speed)	-	1.1	2.8	
			Single	Fast channel (max speed)	-	4.6	6.6	
F0	0-:		ended	Slow channel (max speed)	-	4.5	6.6	
EG	Gain error		D:#a-a-a-ti-al	Fast channel (max speed)	-	3.6	4.6	LSB
			Differential	Slow channel (max speed)	-	3.3	4.6	
			Single	Fast channel (max speed)	-	1.1	1.9	
- FD	Differential		ended	Slow channel (max speed)	-	1.3	1.9	
ED	linearity error	Single ADC operation ADC clock frequency ≤ 60 MHz,	D:#s-s-stipl	Fast channel (max speed)	-	1.3	1.6	
		$V_{DDA} = VREF+ = 3 V, TA =$	Differential	Slow channel (max speed)	-	1.4	1.6	
		25 °C Continuous mode, sampling	Single	Fast channel (max speed)	-	2.3	3.4	
	Integral	rate: Fast channels@4Msps	ended	Slow channel (max speed)	-	2.4	3.4	
EL	linearity error	Slow channels@2Msps	Differential	Fast channel (max speed)	-	2.1	3.2	
			Differential	Slow channel (max speed)	-	2.2	3.2	
			Single	Fast channel (max speed)	10.4	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10.4	10.6	-	hito
ENOB	bits		Differential	Fast channel (max speed)	10.8	10.9	-	bits
			Dillerential	Slow channel (max speed)	10.8	10.9	-	
	Cianal to		Single	Fast channel (max speed)	64.4	65.6	-	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	64.4	65.6	-	
SINAD	distortion ratio		Differential	Fast channel (max speed)	66.8	67.5	-	
	Tatio		Dillerential	Slow channel (max speed)	66.8	67.5	-	
			Single	Fast channel (max speed)	65	66.9	-	dB
	Signal-to-		ended	Slow channel (max speed)	65	66.9	1	
SNR	noise ratio			Fast channel (max speed)	67	69	_	
			Differential	Slow channel (max speed)	67	69	-	



Table 62. ADC accuracy - limited test conditions  $1^{(1)(2)(3)}$  (continued)

				<b>'</b>				
Symbol	Parameter	Co	Conditions <sup>(4)</sup>					Unit
Total		Single ADC operation ADC clock	Single	Fast channel (max speed)	-	-73	-72	
	frequency ≤ 60 MHz, V <sub>DDA</sub> = VREF+ = 3 V, TA =	ended	Slow channel (max speed)	1	-73	-72		
THD	Total harmonic	nic 25 °C		Fast channel (max speed)	-	-73	-72	dB
	distortion	Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	-	-73	-72	

- 1. Evaluated by characterization Not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disabled when  $V_{DDA} \ge 2.4$  V. No oversampling.

Table 63. ADC accuracy - limited test conditions  $2^{(1)(2)(3)}$ 

Sym- bol	Parameter		Conditions <sup>(4</sup>	·)	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	8.4	
	Total		ended	Slow channel (max speed)	-	5.5	8	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.6	6.6	
			Differential	Slow channel (max speed)	-	4	6	
			Single	Fast channel (max speed)	-	2.5	6	
EO	Offeet error	et error	ended	Slow channel (max speed)	-	1.9	6.9	
E0	Oliset error		Differential	Fast channel (max speed)	-	1.8	3.3	
			Dillerential	Slow channel (max speed)	-	1.1	3.3	
			Single	Fast channel (max speed)	-	4.6	8.1	
EG	Coin orror		ended	Slow channel (max speed)	-	4.5	8.1	LSB
EG	Gain error		Differential	Fast channel (max speed)	-	3.6	4.6	LOD
			Dillerential	Slow channel (max speed)	-	3.3	4.6	
			Single	Fast channel (max speed)	-	1.1	1.8	
Differential ED linearity	Single ADC operation	ended Slow channel (max speed)	-	1.3	1.8			
	ED linearity error	ADC clock frequency ≤ 60 MHz, 2 V ≤ V <sub>DDA</sub> Continuous mode, sampling rate: Fast channels@4Msps	Differential	Fast channel (max speed)	-	1.3	1.6	
			Dillerential	Slow channel (max speed)	-	1.4	1.6	
			Single	Fast channel (max speed)	-	2.3	4.4	
EL	Integral linearity		ended	Slow channel (max speed)	-	2.4	4.4	
	error	Slow channels@2Msps	Differential	Fast channel (max speed)	-	2.1	4.1	
			Dillerential	Slow channel (max speed)	-	2.2	3.7	
			Single	Fast channel (max speed)	10	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.6	-	bits
LIVOD	bits		Differential	Fast channel (max speed)	10.7	10.9	-	Dito
			Dillerential	Slow channel (max speed)	10.7	10.9	-	
	Signal-to-		Single	Fast channel (max speed)	62	65.6	-	
SINIAD	noise and		ended	Slow channel (max speed)	62	65.6	-	
SINAD	distortion		Differential	Fast channel (max speed)	65	67.5	-	
	ratio		Dillerential	Slow channel (max speed)	65	67.5	-	dB
			Single	Fast channel (max speed)	64	66.9	-	ub
SNR	Signal-to-		ended	Slow channel (max speed)	64	66.9	-	
GINIX	noise ratio	se ratio	Differential -	Fast channel (max speed)	66.5	69	-	
			Dillerential	Slow channel (max speed)	66.5	69	-	



Table 63. ADC accuracy - limited test conditions  $2^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter		Conditions <sup>(4)</sup>					
		Single ADC operation	Single	Fast channel (max speed)	-	-73	-65	
	Total	ADC clock frequency stal ≤ 60 MHz, 2 V ≤ V <sub>DDA</sub>	ended	Slow channel (max speed)	-	-73	-67	
THD	harmonic	Continuous mode, sampling		Fast channel (max speed)	-	-73	-70	dB
	distortion	rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	1	-73	-71	

- 1. Evaluated by characterization Not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disabled when  $V_{DDA}$   $\geq$  2.4 V. No oversampling.

Table 64. ADC accuracy - limited test conditions 3<sup>(1)(2)(3)</sup>

Sym- bol	Parameter		Conditions	s <sup>(4)</sup>	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	-	5.9	7.9	
ГТ	Total		ended	Slow channel (max speed)	-	5.5	7.5	
ET	unadjusted error		Differential	Fast channel (max speed)	-	4.6	7.6	
			Differential	Slow channel (max speed)	-	4	5.5	
			Single	Fast channel (max speed)	-	2.5	5.5	
EO	Offset error		ended	Slow channel (max speed)	-	1.9	5.5	
EO	Oliset elloi	or	Differential	Fast channel (max speed)	-	1.8	3.5	
			Dillerential	Slow channel (max speed)	-	1.1	3	
			Single	Fast channel (max speed)	-	4.6	7.1	
EG	Coin orror		ended	Slow channel (max speed)	-	4.5	7	LSB
EG	Gain error		Differential	Fast channel (max speed)	-	3.6	4.1	LSB
			Dillerential	Slow channel (max speed)	-	3.3	4.8	
			Single	Fast channel (max speed)	-	1.1	1.9	
Differential	al Single ADC operation ADC clock frequency ≤	ended	Slow channel (max speed)	-	1.3	1.9		
ED	ED linearity error	ty ADC clock frequency ≤ 60 MHz, 1.62 V ≤ V <sub>DDA</sub> = V <sub>REF+</sub> ≤ 3.6 V,	Differential	Fast channel (max speed)	-	1.3	1.6	
			Dillerential	Slow channel (max speed)	-	1.4	1.6	
		Continuous mode,	Single	Fast channel (max speed)	-	2.3	4.4	
	Integral	sampling rate:	ended	Slow channel (max speed)	-	2.4	4.4	
EL	linearity error	Fast channels@4Msps Slow channels@2Msps	D:(((:)	Fast channel (max speed)	-	2.1	3.7	
			Differential	Slow channel (max speed)	-	2.2	3.7	
			Single	Fast channel (max speed)	10	10.6	-	
ENOB	Effective number of		ended	Slow channel (max speed)	10	10.6	-	bits
ENOB	bits		Differential	Fast channel (max speed)	10.6	10.9	-	טונס
			Differential	Slow channel (max speed)	10.6	10.9	-	
	0:11-		Single	Fast channel (max speed)	62	65.6	-	
CINIAD	Signal-to- noise and		ended	Slow channel (max speed)	62	65.6	-	
SINAD	distortion		Differential	Fast channel (max speed)	65	67.5	-	
	ratio		Differential	Slow channel (max speed)	65	67.5	-	4D
			Single	Fast channel (max speed)	63	66.9	-	dB
CNID	Signal-to-		ended	Slow channel (max speed)	63	66.9	-	
SINK	SNR Signal-to- noise ratio		Differential	Fast channel (max speed)	66	69	-	
			Differential	Slow channel (max speed)	66	69	-	



127/198

Table 64. ADC accuracy - limited test conditions  $3^{(1)(2)(3)}$  (continued)

Sym- bol	Parameter		Conditions <sup>(4)</sup>					Unit
		Single ADC operation	Single	Fast channel (max speed)	-	-73	-67	
	ADC clock frequency ≤ ended	ended	Slow channel (max speed)	-	-73	-67		
	Total	1.62 V ≤ V <sub>DDA</sub> = V <sub>REF+</sub>		Fast channel (max speed)	-	-73	-71	
THD harmonic distortion	≤ 3.6 V, Continuous mode, sampling rate: Fast channels@4Msps Slow channels@2Msps	Differential	Slow channel (max speed)	-	-73	-71	dB	

- 1. Evaluated by characterization Not tested in production.
- 2. ADC DC accuracy values are measured after internal calibration.
- 3. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disabled when  $V_{DDA} \ge 2.4$  V. No oversampling.

**A**7/

Table 65. ADC accuracy (Multiple ADCs operation) - limited test conditions 1<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions <sup>(4</sup>	1)	Min	Тур	Max	Unit
ET	Total unadjusted		Single ended	-	4.5	-	
	error		Differential	=	4.1	-	
EO	Offset error		Single ended	-	1.3	-	
EO	Oliset error		Differential	=	0.4	-	
EG	Gain error		Single ended	-	3.9	-	LSB
EG	Gain enoi	fultiple ADC operation	Differential	=	3.4	-	LOD
ED	Differential	ADC clock frequency:	Single ended	-	1.5	-	
ED	linearity error	single ended ≤ 52 MHz, differential ≤ 56 MHz,	Differential	-	1.2	-	
EL	Integral linearity	$V_{DDA} = V_{REF} = 3.3 V$	Single ended	-	1.7	-	
EL	error	25°C, Continuous mode,	Differential	-	2.1	-	
ENOB	Effective	sampling time:	Single ended	-	10.7	-	bits
ENOB	number of bits	Fast channels: 2.5 cycles Slow channels: 6.5 cycles	Differential	-	10.9	-	DILS
	Signal-to-noise	LQFP100 package	Single ended	-	66.3	-	
SINAD	and distortion ratio		Differential	-	67.2	-	dB
SNR	Signal-to-noise		Single ended	-	67.3	-	
SINK	ratio		Differential	-	68.6	-	
THD	Total harmonic		Single ended	-	-73.5	-	dB
טחו	distortion		Differential	-	-73	-	ub

<sup>1.</sup> Data based on characterization result, not tested in production.

57

DS12589 Rev 6 129/198

<sup>2.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>3.</sup> ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

<sup>4.</sup> The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disabled when  $V_{DDA} \ge 2.4$  V. No oversampling.

Table 66. ADC accuracy (Multiple ADCs operation) - limited test conditions 2<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions <sup>(4)</sup>		Min	Тур	Max	Unit
ET	Total unadjusted		Single ended	-	7.1	-	
	error		Differential	-	4.6	-	
EO	Offset error		Single ended	-	4.2	-	
_ EO	Offset error		Differential	-	2.8	-	
EG	Gain error		Single ended	-	6.8	-	LSB
EG	Gain enoi	Multiple ADC operation	Differential	-	4.3	-	LOD
ED	Differential	DC clock frequency:	Single ended	-	1.5	-	
ED	linearity error	single ended ≤ 52 MHz, differential ≤ 56 MHz,	Differential	-	1.7	-	
EL	Integral linearity	$V_{DDA} \ge 2.7 \text{ V}, V_{REF} \ge 1.62 \text{ V},$	Single ended	-	3.1	-	
	error	-40 to 125°C, Continuous mode,	Differential	-	2.4	-	
ENOB	Effective	sampling time:	Single ended	-	10.2	-	bits
ENOB	number of bits	Fast channels: 2.5 cycles Slow channels: 6.5 cycles	Differential	-	10.6	-	DILS
	Signal-to-noise	LQFP100 package	Single ended	-	62.9	-	
SINAD	and distortion ratio		Differential	-	65.3	-	dB
SNR	Signal-to-noise		Single ended	-	63.6	-	-
SINK	ratio		Differential	-	66.3	-	
THD	Total harmonic		Single ended	-	-70.9	-	dB
טחו	distortion		Differential	-	-71.8	-	ub

<sup>1.</sup> Data based on characterization result, not tested in production.

Ly/

<sup>2.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>3.</sup> ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

<sup>4.</sup> The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disabled when  $V_{DDA} \ge 2.4$  V. No oversampling.

Table 67. ADC accuracy (Multiple ADCs operation) - limited test conditions 3<sup>(1)(2)(3)</sup>

Symbol	Parameter	Conditions <sup>(</sup>	4)	Min	Тур	Max	Unit
ET	Total unadjusted		Single ended	-	7.4	-	
	error		Differential	-	4.6	-	
EO	Offset error		Single ended	-	4	-	
EO	Oliset elloi		Differential	-	2.8	-	
EG	Gain error		Single ended	-	7.2	-	LSB
EG	Gairrenoi	Multiple ADC operation	Differential	-	4.3	-	LOD
ED	Differential	ADC clock frequency:	Single ended	-	1.8	-	
ED	linearity error	single ended ≤ 42 MHz, differential ≤ 56 MHz,	Differential	-	1.7	-	İ
EL	Integral linearity	V <sub>DDA</sub> = V <sub>REF</sub> ≥ 1.62 V,	Single ended	-	3.1	-	
CL	error	-40 to 125°C, Continuous mode,	Differential	-	2.4	-	
ENOB	Effective	sampling time:	Single ended	-	10.1	-	bits
ENOB	number of bits	Fast channels: 2.5 cycles Slow channels: 6.5 cycles	Differential	-	10.6	-	DILS
	Signal-to-noise	LQFP100 package	Single ended	-	62.6	-	
SINAD	and distortion ratio		Differential	-	65.3	-	dB
SNR	Signal-to-noise		Single ended	-	63.2	-	
SINK	ratio		Differential	-	66.3	-	
THD	Total harmonic		Single ended	-	-70.6	-	dB
טחו	distortion		Differential	-	-71.8	-	uБ

<sup>1.</sup> Data based on characterization result, not tested in production.

47/

DS12589 Rev 6 131/198

<sup>2.</sup> ADC DC accuracy values are measured after internal calibration.

<sup>3.</sup> ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current.

<sup>4.</sup> The I/O analog switch voltage booster is enabled when  $V_{DDA}$  < 2.4 V (BOOSTEN = 1 in the SYSCFG\_CFGR1 when  $V_{DDA}$  < 2.4 V). It is disabled when  $V_{DDA} \ge 2.4$  V. No oversampling.





Figure 28. ADC accuracy characteristics

Figure 29. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function



- Refer to Table 60: ADC characteristics for the values of R<sub>AIN</sub> and C<sub>ADC</sub>.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 53: I/O static characteristics* for the value of the pad capacitance). A high C<sub>parasitic</sub> value downgrades conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.
- 3. Refer to Table 53: I/O static characteristics for the values of I<sub>lkq</sub>.
- 4. Refer to Figure 16: Power supply scheme.

#### General PCB design guidelines

Power supply decoupling must be performed as shown in *Figure 16: Power supply scheme*. The decoupling capacitor on  $V_{DDA}$  must be ceramic (good quality) and it must be placed as close as possible to the chip.

# 5.3.19 Digital-to-Analog converter characteristics

Table 68. DAC 1MSPS characteristics<sup>(1)</sup>

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Analog supply voltage for DAC ON	DAC output bu pin not connec connection only		1.71	-	3.6	
		Other modes		1.80	-		
V <sub>REF+</sub>	Positive reference voltage	DAC output bu pin not connec connection only		1.71	-	V <sub>DDA</sub>	V
		Other modes		1.80	-		
V <sub>REF-</sub>	Negative reference voltage		-		V <sub>SSA</sub>		
D	Resistive load	DAC output	connected to V <sub>SSA</sub>	5	-	-	kΩ
R <sub>L</sub>	Tresistive load	buffer ON	connected to V <sub>DDA</sub>	25	-	ı	K22
R <sub>O</sub>	Output Impedance	DAC output bu	ffer OFF	9.6	11.7	13.8	kΩ
	Output impedance sample	V <sub>DD</sub> = 2.7 V		-	-	2	1.0
R <sub>BON</sub>	and hold mode, output buffer ON	V <sub>DD</sub> = 2.0 V		-	-	3.5	kΩ
_	Output impedance sample	V <sub>DD</sub> = 2.7 V		-	-	16.5	
R <sub>BOFF</sub>	and hold mode, output buffer OFF	V <sub>DD</sub> = 2.0 V		-	-	18.0	kΩ
C <sub>L</sub>	Conscitive load	DAC output bu	ffer ON	-	-	50	pF
C <sub>SH</sub>	Capacitive load	Sample and ho	old mode	-	0.1	1	μF
V <sub>DAC_OUT</sub>	Voltage on DAC_OUT	DAC output bu	ffer ON	0.2	-	V <sub>REF+</sub> - 0.2	V
	output	DAC output bu	ffer OFF	0	-	V <sub>REF+</sub>	
			±0.5 LSB	-	1.7	3	
	Settling time (full scale: for	Normal mode DAC output	±1 LSB	-	1.6	2.9	
	a 12-bit code transition between the lowest and the	buffer ON	±2 LSB	-	1.55	2.85	
t <sub>SETTLING</sub>	highest input codes when	CL ≤ 50 pF, RL ≥ 5 kΩ	±4 LSB	-	1.48	2.8	μs
	DAC_OUT reaches final value)		±8 LSB	-	1.4	2.75	
		Normal mode DAC output buffer OFF, ±1LSB, CL = 10 pF		-	2	2.5	
(2)	Wakeup time from off state (setting the ENx bit in the	Normal mode DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$		-	4.2	7.5	
t <sub>WAKEUP</sub> <sup>(2)</sup>	DAC Control register) until final value ±1 LSB	Normal mode I OFF, CL ≤ 10 p	DAC output buffer F	-	2	5	μs
PSRR	V <sub>DDA</sub> supply rejection ratio	Normal mode I CL ≤ 50 pF, RL	DAC output buffer ON . = 5 kΩ, DC	-	-80	-28	dB



DS12589 Rev 6 133/198

Table 68. DAC 1MSPS characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit
T <sub>W_to_W</sub>	Minimal time between two consecutive writes into the DAC_DORx register to guarantee a correct DAC_OUT for a small variation of the input code (1 LSB) DAC_MCR:MODEx[2:0] = 000 or 001 DAC_MCR:MODEx[2:0] = 010 or 011	CL ≤ 50 pF, RL ≥ 5 kΩ CL ≤ 10 pF		1	-	-	μѕ
		DAC_OUT	DAC output buffer ON, C <sub>SH</sub> = 100 nF	-	0.7	3.5	ms
	Sampling time in sample and hold mode (code transition between the	pin connected	DAC output buffer OFF, C <sub>SH</sub> = 100 nF	-	10.5	18	1115
<sup>t</sup> SAMP		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	3.5	μs
I <sub>leak</sub>	Output leakage current	Sample and ho DAC_OUT pin		-	-	_(3)	nA
Cl <sub>int</sub>	Internal sample and hold capacitor		-	5.2	7	8.8	pF
t <sub>TRIM</sub>	Middle code offset trim time	DAC output bu	ffer ON	50	-	-	μs
V	Middle code offset for 1 trim	V <sub>REF+</sub> = 3.6 V		-	1500	-	μV
V <sub>offset</sub>	code step	V <sub>REF+</sub> = 1.8 V		-	750	-	μν
		DAC output	No load, middle code (0x800)	-	315	500	
		buffer ON	No load, worst code (0xF1C)	-	450	670	
I <sub>DDA</sub> (DAC)	DAC consumption from V <sub>DDA</sub>	DAC output buffer OFF	No load, middle code (0x800)	-	-	0.2	μA
		Sample and ho	ample and hold mode, C <sub>SH</sub> =		315 x Ton/(Ton +Toff) (4)	670 x Ton/(Ton +Toff) (4)	

Symbol	Parameter	Co	Min	Тур	Max	Unit	
		DAC output	No load, middle code (0x800)	-	185	240	
		buffer ON	No load, worst code (0xF1C)	-	340	400	
		DAC output buffer OFF	No load, middle code (0x800)	-	155	205	
I <sub>DDV</sub> (DAC)	DAC consumption from V <sub>REF+</sub>	Sample and hold mode, buffer ON, C <sub>SH</sub> = 100 nF, worst case		-	185 <sub>x</sub> Ton/(Ton +Toff) (4)	400 x Ton/(Ton +Toff) (4)	μА
		Sample and hold mode, buffe C <sub>SH</sub> = 100 nF, worst case		-	155 <sub>x</sub> Ton/(Ton +Toff) (4)	205 <sub>x</sub> Ton/(Ton +Toff) (4)	

Table 68. DAC 1MSPS characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by design.
- 2. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).
- 3. Refer to Table 53: I/O static characteristics.
- Ton is the Refresh phase duration. Toff is the Hold phase duration. Refer to the reference manual RM0440 "STM32G4 Series advanced Arm<sup>®</sup>-based 32-bit MCUs" for more details.




Figure 30. 12-bit buffered / non-buffered DAC

The DAC integrates an output buffer to reduce the output impedance and to drive external loads directly
without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx
bit in the DAC\_CR register.

# Table 69. DAC 1MSPS accuracy<sup>(1)</sup>

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
DNL	Differential non	DAC output buffer ON		-	-	±2	
DIVL	linearity (2)	DAC output buffer OFF		-	-	±2	
-	monotonicity	10 bits		Guaranteed		d	
INL	Integral non	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±4	
IIVE	linearity <sup>(3)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±4	
		DAC output buffer ON	V <sub>REF+</sub> = 3.6 V	-	-	±12	
Offset	et Offset error at code 0x800 <sup>(3)</sup>	CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 1.8 V	-	-	±25	LSB
		DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±8	
Offset1	Offset error at code 0x001 <sup>(4)</sup>	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±5	
OffcotCol	Offset Error at code 0x800 after calibration	DAC output buffer ON	V <sub>REF+</sub> = 3.6 V	-	-	±5	
OlisetCal		CL ≤ 50 pF, RL ≥ 5 kΩ	V <sub>REF+</sub> = 1.8 V	-	-	±7	
Coin	Gain error <sup>(5)</sup>	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±0.5	%
Gain	Gain enois?	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±0.5	70
TUE	Total	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±30	LSB
TOE	unadjusted error	DAC output buffer OFF CL ≤ 50 pF, no RL		-	-	±12	LOD
TUECal	Total unadjusted error after calibration	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ		-	-	±23	LSB
CNID	Signal-to-noise	DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ 1 kHz, BW 500 kHz		-	71.2	-	40
SNR	ratio	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz BW 500 kHz		-	71.6	-	dB
THO	Total harmonic	DAC output buffer ON CL ≤ 50 pF, RL ≥ 5 kΩ, 1	kHz	-	-78	-	dD.
THD	distortion	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz		-	-79	-	dB



Table 69. DAC 1MSPS	accuracy <sup>(1)</sup>	(continued)
---------------------	-------------------------	-------------

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SINAD Signal-to-no and distortic ratio	Signal-to-noise	DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ , 1 kHz	-	70.4	-	dB
		DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	71	-	ив
Effective		DAC output buffer ON CL $\leq$ 50 pF, RL $\geq$ 5 k $\Omega$ , 1 kHz	-	11.4	-	bits
ENOB	number of bits	DAC output buffer OFF CL ≤ 50 pF, no RL, 1 kHz	-	11.5	-	DILS

- 1. Guaranteed by design.
- 2. Difference between two consecutive codes 1 LSB.
- 3. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 4. Difference between the value measured at Code (0x001) and the ideal value.
- 5. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>REF+</sub> 0.2) V when buffer is ON.

## Table 70. DAC 15MSPS characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage for DAC ON	-		1.71	-	3.6	
V <sub>REF+</sub>	Positive reference voltage	-		1.71	-	$V_{DDA}$	V
V <sub>REF-</sub>	Negative reference voltage	-			$V_{SSA}$		
V <sub>DAC_OUT</sub>	Voltage on DAC_OUT output	-		0	-	V <sub>REF+</sub>	V
			10%-90%	-	16	22	
		V <sub>DDA</sub> >2,7V	5%-95%	-	21	29	
		With One comparator 1%-9	1%-99%	-	33	46	
	Settling time (full scale: for		32lsb	-	40	53	
	a 12-bit code transition between the lowest and the		1lsb	-	64	87	
t <sub>SETTLING</sub>	highest input codes when		10%-90%	-	24	32	ns
	DAC_OUT reaches final value)	V <sub>DDA</sub> >2,7V	5%-95%	-	32 43		
		With One comparator and OPAMP on DAC	1%-99%	- 49 67	67		
		output	32lsb	-	57	75	
			1lsb	-	93	125	

Table 70. DAC 15MSPS characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	6	Min	Тур	Max	Unit
			10%-90%	-	16	88	
		V <sub>DDA</sub> <2,7V		-	21	116	
		With One comparator	1%-99%	-	33	181	
	Settling time (full scale: for	on DAC output	32lsb	-	40	196	
+	a 12-bit code transition between the lowest and the		1lsb	-	64	332	ns
t <sub>SETTLING</sub>	highest input codes when DAC_OUT reaches final		10%-90%	-	24	128	115
	value)	V <sub>DDA</sub> <2,7V	5%-95%	-	32	170	
		With One comparator and OPAMP on DAC	1%-99%	-	49	265	
		output	32lsb	-	57	284	
			1lsb	-	93	483	
t <sub>WAKEUP</sub> <sup>(2)</sup>	Wakeup time from off state (setting the ENx bit in the DAC Control register) until final value ±1 LSB	Normal mode CL ≤ 10 p	,	1.4	3.5	μs	
DODD	\/ aumply rejection ratio	V <sub>DD</sub> > 2.7 V		65	85	-	٩D
PSRR	V <sub>DDA</sub> supply rejection ratio	V <sub>DD</sub> <2.7 V		40	85	-	- dB
<sup>t</sup> SAMP	Sampling time in sample and hold mode (code transition between the lowest input code and the highest input code when DACOUT reaches final value ±1LSB)	-	-		0.7	-	μs
Cl <sub>int</sub>	Internal sample and hold capacitor	-		-	4	5	pF
dV/dt (hold phase)	Voltage decay rate in Sample and hold mode, during hold phase	CSH = 4 pF T = 55°C		-	50	-	mV/ms
I <sub>DDA</sub> (DAC)	DAC consumption from $V_{DDA}$	No load, middle code (0x800)		-	-	0.2	μA
I <sub>DDV</sub> (DAC)	DAC consumption from $V_{REF+}$	No load, middle code (0	0x800) <sup>(3)</sup>	-	720	955	μΛ

<sup>1.</sup> Guaranteed by design.

47/

<sup>2.</sup> In buffered mode, the output can overshoot above the final value for low input code (starting from min value).

<sup>3.</sup> Worst case consumption is at code 0x800.

# Table 71. DAC 15MSPS accuracy<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DNL	Differential non linearity (2)	-	-2	-	2	
INL	Integral non linearity <sup>(3)</sup>	CL ≤ 50 pF, no RL	-5	-	5	
TUE	Total unadjusted error	CL ≤ 50 pF, no RL	-5	-	5	LSB
DCS	Dynamic code spike	Spike amplitude on DAC voltage when DAC output value is decreasing	-	0	4	

<sup>1.</sup> Guaranteed by design.



DS12589 Rev 6 139/198

<sup>2.</sup> Difference between two consecutive codes - 1 LSB.

Difference between measured value at code i and the value at code i on a line drawn between code 0 and last code 4095. Offset error is included.

# 5.3.20 Voltage reference buffer characteristics

Table 72. VREFBUF characteristics<sup>(1)</sup>

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit		
			VRS = 00	2.4	-	3.6			
		Normal mode	VRS = 01	2.8	-	3.6			
	Analog supply		VRS = 10	3.135	-	3.6			
$V_{DDA}$	voltage		VRS= 00	1.65	-	2.4			
				Degraded mode <sup>(2)</sup>	VRS = 01	1.65	-	2.8	
			VRS= 10	1.65	-	3.135	V		
			VRS= 00	2.044	2.048	2.052	V		
		Normal mode	VRS= 01	2.496	2.5	2.504			
V <sub>REFBUF</sub>	Voltage reference		VRS = 10	2.896	2.9	2.904			
OUT			VRS= 00	V <sub>DDA</sub> -250 mV	-	$V_{DDA}$			
		Degraded mode <sup>(2)</sup>	VRS = 01	V <sub>DDA</sub> -250 mV	-	$V_{DDA}$			
			VRS = 10	V <sub>DDA</sub> -250 mV	-	$V_{DDA}$			
V <sub>REFOUT</sub> _	Voltage reference output spread over the temperature range	V <sub>DDA</sub> = 3V		-	-	See Figure 31, Figure 32, Figure 33	mV		
TRIM	Trim step resolution	-		-	±0.05	±0.1	%		
CL	Load capacitor	-		0.5	1	1.5	μF		
esr	Equivalent Serial Resistor of Cload	-		-	-	2	Ω		
I <sub>load</sub>	Static load current	-		-	-	6.5	mA		
I <sub>line_reg</sub> (3)	Line regulation	-		-	1000	2000	ppm/V		
I <sub>load_reg</sub>	Load regulation	500 μA ≤ I <sub>load</sub> ≤4 mA	Normal mode	-	50	500	ppm/m A		
	Temperature	-40 °C < TJ < +125	°C	-	-	Tcoeff_vr			
T <sub>Coeff</sub>	coefficient	0 °C < TJ < +50 °C		-	-	efint + 50 <sup>(4)</sup>	ppm/ °C		
DCDD	Power supply	DC		40	55	-	40		
PSKK	PSRR rejection 100 kHz			25	40	-	dB		
		$CL = 0.5 \mu F^{(5)}$		-	300	350			
t <sub>START</sub>	Start-up time	CL = 1.1 µF <sup>(5)</sup>		-	500	650	μs		
		CL = 1.5 µF <sup>(5)</sup>		-	650	800			



**Conditions** Unit **Symbol Parameter** Min Тур Max Control of maximum DC current drive on 8 mΑ I<sub>INRUSH</sub> VREFBUF OUT during start-up phase <sup>(6)</sup>  $I_{load} = 0 \mu A$ 25 16 **VREFBUF**  $I_{load} = 500 \mu A$ 18 30 I<sub>DDA</sub>(VREF consumption from μΑ BUF) I<sub>load</sub> = 4 mA 35 50  $V_{DDA}$  $I_{load} = 6.5 \text{ mA}$ 45 80

Table 72. VREFBUF characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by design, unless otherwise specified.
- In degraded mode, the voltage reference buffer can not maintain accurately the output voltage which follows (V<sub>DDA</sub> drop voltage).
- 3. Line regulation is given for overall supply variation, in normal mode.
- 4. Tcoeff\_vrefint refer to Tcoeff parameter in the embedded voltage reference section.
- 5. The capacitive load must include a 100 nF low ESR capacitor in order to cut-off the high frequency noise.
- 6. To correctly control the VREFBUF inrush current during start-up phase and scaling change, the V<sub>DDA</sub> voltage should be in the range [2.4 V to 3.6 V], [2.8 V to 3.6 V] and [3.135 V to 3.6 V] respectively for VRS=0,1 and 2.




Figure 31. V<sub>REFOUT TEMP</sub> in case VRS = 00

4

DS12589 Rev 6 141/198





Figure 32.  $V_{REFOUT\ TEMP}$  in case VRS = 01





## 5.3.21 Comparator characteristics

Table 73. COMP characteristics<sup>(1)</sup>

Symbol	Parameter	Conc	litions	Min	Тур	Max	Unit
$V_{DDA}$	Analog supply voltage		-	1.62	-	3.6	
V <sub>IN</sub>	Comparator input voltage range		-	0	-	V <sub>DDA</sub>	V
V <sub>BG</sub> <sup>(2)</sup>	Scaler input voltage		-	\	/REFIN	Γ	
V <sub>SC</sub> <sup>(3)</sup>	Scaler offset voltage		-	-	±5	±10	mV
I <sub>DDA</sub> (SCALER)	Scaler static consumption from	BRG_EN=0 (br	idge disable)	-	200	300	nA
IDDA(SCALER)	$V_{DDA}$	BRG_EN=1 (br	idge enable)	-	0.8	1	μA
t <sub>START_SCALER</sub>	Scaler startup time		-	-	100	200	μs
t <sub>START</sub>	Comparator startup time to reach propagation delay specification	-		-	-	5	μs
<b>.</b> (4)	Propagation delay for 200 mV	50pF load on	V <sub>DDA</sub> < 2.7 V	-	-	35	ns
t <sub>D</sub> <sup>(4)</sup>	step with 100 mV overdrive	output	V <sub>DDA</sub> ≥2.7 V	i	16.7	31	ns
V <sub>offset</sub> <sup>(3)</sup>	Comparator offset error	Full V <sub>DDA</sub> voltage temperature rar		-9	-6/+2	3	mV
		HYST[2:0] = 0		-	0	-	
		HYST[2:0] =1		4	9	16	
		HYST[2:0] = 2		7	18	32	
V.	Comparator hysteresis	HYST[2:0] = 3		11	27	47	m\/
$V_{hys}$	Comparator hysteresis	HYST[2:0] = 4		15	36	63	mV
		HYST[2:0] = 5		19	45	79	
		HYST[2:0] = 6		23	54	95	
		HYST[2:0] = 7		26	63	110	
	Comparator consumption from	Static		ı	450	720	
I <sub>DDA</sub> (COMP)	V <sub>DDA</sub>	With 50 kHz ±100 mV overdrive square signal		ı	450	-	μΑ

<sup>1.</sup> Guaranteed by design, unless otherwise specified.

<sup>2.</sup> Refer to Table 20: Embedded internal voltage reference.

<sup>3.</sup> Guaranteed by characterization results.

<sup>4.</sup> Typical value (3V) is an average for all comparators propagation delay.

# 5.3.22 Operational amplifiers characteristics

Table 74. OPAMP characteristics<sup>(1)</sup> (2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{\mathrm{DDA}}$	Analog supply voltage	-	2	3.3	3.6	V
CMIR	Common mode input range	-		-	$V_{DDA}$	٧
M	Input offset voltage	25 °C, No Load on output.	-	-	±1.5	m\/
VI <sub>OFFSET</sub>	Input offset voltage	All voltage/temperature.	-	-	±3	mV
ΔVI <sub>OFFSET</sub>	Input offset voltage drift	-	-	±10	-	μV/°C
TRIMOFFSE TP	Offset trim step at low common input voltage (0.1 x V <sub>DDA</sub> )	-	-	1.1	1.2	mV .
TRIMOFFSE TN	Offset trim step at high common input voltage (0.9 x V <sub>DDA</sub> )	-	-	1.3	1.65	IIIV
I <sub>LOAD</sub>	Drive current	-	-	-	500	
I <sub>LOAD_PGA</sub>	Drive current in PGA mode	-	-	-	270	μA
C <sub>LOAD</sub>	Capacitive load	-	-	-	50	pF
CMRR	Common mode rejection ratio	-	-	60	-	dB
PSRR	Power supply rejection ratio	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega \text{ DC Vcom=V}_{DDA}/2$	-	80	-	dB
GBW	Gain Bandwidth Product	100mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 100mV	7	13	-	MHz
(3)	Slew rate	Normal mode	2.5	6.5	-	
SR <sup>(3)</sup>	(from 10 and 90% of output voltage)	High-speed mode	18	45	-	V/µs
40	On an Isan main	100mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 100mV	65	95	-	-ID
AO	Open loop gain	200mV ≤ Output dynamic range ≤ V <sub>DDA -</sub> 200mV	75	95 -	dB	
V <sub>OHSAT</sub> <sup>(3)</sup>	High saturation voltage	$I_{load}$ = max or $R_{load}$ = min Input at $V_{DDA}$ . Follower mode	V <sub>DDA</sub> - 100	-	-	m\/
V <sub>OLSAT</sub> <sup>(3)</sup>	Low saturation voltage	I <sub>load</sub> = max or R <sub>load</sub> = min Input at 0. Follower mode	-	-	100	mV
Φm	Phase margin	Follower mode, Vcom=V <sub>DDA</sub> /2	-	65	-	٥
GM	Gain margin	Follower mode, Vcom=V <sub>DDA</sub> /2	-	10	-	dB



Table 74. OPAMP characteristics<sup>(1)</sup> (2) (continued)

Symbol	Parameter	Conditions	5	Min	Тур	Max	Unit
	Wake up time from OFF state.	Normal mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge 4 \text{ k}\Omega$ follower configuration	-	3	6	
<sup>t</sup> wakeup		High-speed mode	$C_{LOAD} \le 50 \text{ pf},$ $R_{LOAD} \ge$ $20 \text{ k}\Omega$ follower configuration	-	3	6	μs
I <sub>bias</sub>	OPAMP input bias current	See I <sub>leak</sub> parameter in 7	able 53: I/O statio	c charac	cteristics f	or given	pin.
		PGA Gain = 2 0.1 ≤ Out	V <sub>DDA</sub> < 2.2	-2	-	2	
		dynamic range ≤ V <sub>DDA</sub> - 0.1	V <sub>DDA</sub> ≥ 2.2	-1	-	1	
	Non inverting gain value <sup>(4)</sup>	PGA Gain=4, 100mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 100mV		-1	-	1	
		PGA Gain=8 100mV ≤ Out range ≤ V <sub>DDA</sub> - 100mV	tput dynamic	-1	-	1	%
		PGA Gain=16, 100mV ≤ C range ≤ V <sub>DDA</sub> - 100mV	PGA Gain=16, 100mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 100mV		-	1	
		PGA Gain=32 200mV ≤ Or 200mV	utput ≤ V <sub>DDA</sub> -	-2	-	2	
DOA main		PGA Gain=64 200mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 200mV		-2	-	2	
PGA gain		PGA Gain = -1	V <sub>DDA</sub> < 2.2	-2	-	2	
		100mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 100mV	V <sub>DDA</sub> ≥ 2.2	-1	-	1	
		PGA Gain=-3, 100mV ≤ O range ≤ V <sub>DDA</sub> - 100mV	utput dynamic	-1	-	1	
	Inverting gain value	PGA Gain=-7 100mV ≤ Ou range ≤ V <sub>DDA</sub> - 100mV	itput dynamic	-1	-	1	%
		PGA Gain=-15, 100mV ≤ 0 range ≤ V <sub>DDA</sub> - 100mV	PGA Gain=-15, 100mV ≤ Output dynamic range ≤ V <sub>DDA</sub> - 100mV		-	1	
		PGA Gain=-31 200mV ≤ C 200mV	output ≤ V <sub>DDA</sub> -	-2	-	2	
		PGA Gain=-63 200mV ≤ C range ≤ V <sub>DDA</sub> - 200mV	output dynamic	-5	-	2	




Table 74. OPAMP characteristics<sup>(1)</sup> (2) (continued)

Symbol	Parameter	Conditions	3	Min	Тур	Max	Unit	
		PGA Gain = 2		-	10/10	-		
	DO/D4 into we al	PGA Gain = 4		-	30/10	-		
	R2/R1 internal resistance values in	PGA Gain = 8		-	70/10	-		
	non-inverting PGA mode <sup>(5)</sup>	PGA Gain = 16	PGA Gain = 16 - 150/10					
	mode	PGA Gain = 32		-	310/10	-		
Б		PGA Gain = 64		-	630/10	-	kΩ/k	
R <sub>network</sub>		PGA Gain = -1		-	10/10	-	Ω	
		PGA Gain = -3		-	30/10	-		
	R2/R1 internal	PGA Gain = -7		-	70/10	-		
	resistance values in inverting PGA mode <sup>(5)</sup>	PGA Gain = -15		-	150/10	-		
	-	PGA Gain = -31		-	310/10	-		
		PGA Gain = -63		-	630/10	-		
Delta R	Resistance variation (R1 or R2)	-		-15	-	+15	%	
		Gain = 2		-	GBW/2	-		
		Gain = 4		-	GBW/4	-	— MHz	
	PGA bandwidth for different non inverting gain	Gain = 8		-	GBW/8	-		
		Gain = 16		-	GBW/16	-	IVII 1Z	
		Gain = 32		-	GBW/32	-	-	
		Gain = 64		-	GBW/64	-		
PGA BW		Gain = -1		-	GBW/2	-		
		Gain = -3		-	GBW/4	-	-	
	PGA bandwidth for	Gain = -7		-	GBW/8	-	NAL 1—	
	different inverting gain	Gain = -15		-	GBW/16	-	MHz	
		Gain = -31		-	GBW/32	-		
		Gain = -63		-	GBW/64	-		
a NI	Valtaga naiga danaitu	at 1 kHz, Output loaded wi	th 4 kΩ	-	250	-	nV/√	
eN	Voltage noise density	at 10 kHz, Output loaded v	vith 4 kΩ	-	90	-	Hz	
L (ODAMD)	OPAMP consumption	Normal mode	No load,	-	1.3	2.2	Δ	
I <sub>DDA</sub> (OPAMP)	from V <sub>DDA</sub>	High-speed mode	follower mode	-	1.4	2.6	mA	
	ADC sampling time	V <sub>DDA</sub> < 2V	•	300	-	-		
T <sub>S_OPAMP_VO</sub> UT	when reading the OPAMP output. OPAINTOEN=1	V <sub>DDA</sub> ≥2V		200	-	-	ns	
I <sub>DDA</sub> (OPAMPI	OPAMP consumption	Normal mode	no load,	-	0.45	0.7	w- ^	
NT)	from V <sub>DDA</sub> . OPAINTOEN=1	High-speed mode	follower mode	-	0.5	0.8	mA	



- 1. Guaranteed by design, unless otherwise specified.
- 2. Data guaranteed on normal and high speed mode unless otherwise specified.
- 3. Guaranteed by characterization results.
- 4. Valid also for inverting gain configuration with external bias.
- R2 is the internal resistance between OPAMP output and OPAMP inverting input. R1 is the internal resistance between OPAMP inverting input and ground. The PGA gain =1+R2/R1



4

DS12589 Rev 6 147/198

#### 5.3.23 Temperature sensor characteristics

Table 75. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>TS</sub> linearity with temperature	-	±1	±2	°C
Avg_Slope <sup>(1)</sup>	Average slope	2.3	2.5	2.7	mV/°C
V <sub>30</sub>	Voltage at 30°C (±5 °C) <sup>(2)</sup>	0.742	0.76	0.785	V
t <sub>START-RUN</sub> <sup>(1)</sup>	Start-up time in Run mode (start-up of buffer)	-	8	15	μs
t <sub>START_CONT</sub> (3)	Start-up time when entering in continuous mode	-	70	120	μs
t <sub>S_temp</sub> <sup>(1)</sup>	ADC sampling time when reading the temperature	5	-	-	μs
I <sub>DD</sub> (TS) <sup>(1)</sup>	Temperature sensor consumption from VDD, when selected by ADC	-	4.7	7	μΑ

<sup>1.</sup> Guaranteed by design.

#### **V<sub>BAT</sub>** monitoring characteristics 5.3.24

Table 76. V<sub>BAT</sub> monitoring characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V <sub>BAT</sub>		3x39	-	kΩ
Q	Ratio on V <sub>BAT</sub> measurement		3	-	-
Er <sup>(2)</sup>	Error on Q		-	10	%
t <sub>S_vbat</sub> <sup>(2)</sup>	ADC sampling time when reading the $V_{\mbox{\footnotesize{BAT}}}$	12	1	1	μs

<sup>1.</sup>  $1.55 \text{ V} < \text{V}_{BAT} < 3.6 \text{ V}.$ 

Downloaded from Arrow.com.

Table 77. V<sub>BAT</sub> charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>BC</sub>	Battery	VBRS = 0	-	5	-	. 0
	charging resistor	VBRS = 1	-	1.5	-	kΩ



<sup>2.</sup> Measured at  $V_{DDA}$  = 3.0 V ±10 mV. The  $V_{30}$  ADC conversion result is stored in the TS\_CAL1 byte. Refer to *Table 5: Temperature sensor calibration values*.

<sup>3.</sup> Continuous mode means RUN mode or Temperature Sensor ON.

<sup>2.</sup> Guaranteed by design.

# 5.3.25 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to *Section 5.3.14: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 78. TIMx<sup>(1)</sup> characteristics<sup>(2)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
+	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	f <sub>TIMxCLK</sub> = 170 MHz	5.88	-	ns
	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 170 MHz	0	85	MHz
Pos	Timer resolution	TIMx (except TIM2)	-	16	bit
Res <sub>TIM</sub>	Timer resolution	TIM2	-	32	Dit
+	16-bit counter clock	-	1	65536	t <sub>TIMxCLK</sub>
t <sub>COUNTER</sub>	period	f <sub>TIMxCLK</sub> = 170 MHz	0.00588	385.5	μs
	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>		f <sub>TIMxCLK</sub> = 170 MHz	-	25.26	s
f	Encoder frequency on	-	0	f <sub>TIMxCLK</sub> /4	MHz
f <sub>ENC</sub>	TI1 and TI2 input pins	f <sub>TIMxCLK</sub> = 170MHz	0	42.5	MHz
t <sub>W(INDEX)</sub>	Index pulsewidth on ETR input	-	2	-	Tck
t <sub>W(TI1, TI2)</sub>	Min pulsewidth on TI1 and TI2 inputs in all encoder modes except directional clock x1	-	2	-	Tck
	Min pulsewidth on TI1 and TI2 inputs in directional clock x1	-	3	-	Tck

<sup>1.</sup> TIMx is used as a general term in which x stands for 1,2,3,4,6,7,8,15,16, or 17.

<sup>2.</sup> Guaranteed by design.

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

Table 79. IWDG min/max timeout period at 32 kHz (LSI)<sup>(1)(2)</sup>

The exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

14000 001 11112 0 1111111111111111111111						
Prescaler	WDGTB	Min timeout value	Max timeout value	Unit		
1	0	0.0241	1.542			
2	1	0.0482	3.084	ma		
4	2	0.0964	6.168	ms		
8	3	0.1928	12.336			

Table 80. WWDG min/max timeout value at 170 MHz (PCLK)<sup>(1)</sup>

### 5.3.26 Communication interfaces characteristics

# I<sup>2</sup>C interface characteristics

The I2C interface meets the timings requirements of the I<sup>2</sup>C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs") and when the I2CCLK frequency is greater than the minimum shown in the table below.

<sup>1.</sup> Guaranteed by design.

<sup>1.</sup> Guaranteed by design.

**Symbol Parameter** Condition Min Unit Standard mode 2 Analog Filtre ON 8 DNF=0 Fast-mode Analog Filtre OFF 9 **I2CCLK** DNF=1 f(I2CCLK) MHz frequency Analog Filtre ON 17 DNF=0 Fast-mode Plus Analog Filtre OFF 16 DNF=1

Table 81. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions:

- The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DDIOx</sub> is disabled, but is still present.
- The 20mA output drive requirement in Fast-mode Plus is supported partially. This limits the maximum load Cload supported in Fm+, which is given by these formulas:
  - $t_r(SDA/SCL)=0.8473 \times R_p \times C_{load}$
  - $R_{D}(min) = (V_{DD} V_{OL}(max)) / I_{OL}(max)$

Where Rp is the I2C lines pull-up. Refer to Section 5.3.14: I/O port characteristics for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to *Table 82* below for the analog filter characteristics:

Table 82. I2C analog filter characteristics<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>AF</sub>	Maximum pulse width of spikes that are suppressed by the analog filter	50 <sup>(2)</sup>	90 <sup>(3)</sup>	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below  $t_{AF(min)}$  are filtered.
- 3. Spikes with widths above  $t_{\mathsf{AF}(\mathsf{max})}$  are not filtered

### **SPI** characteristics

Unless otherwise specified, the parameters given in *Table 83* for SPI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and supply voltage conditions summarized in *Table 17: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).



DS12589 Rev 6 151/198

Table 83. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(2)</sup>	Unit
		Master mode 2.7 V < V <sub>DD</sub> < 3.6 V Voltage Range V1			75	
		Master mode 1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range V1		-	50	
		Master transmitter mode 1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range V1			50	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave receiver mode 1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range V1	-		50	MHz
		Slave mode transmitter/full duplex 2.7 V < V <sub>DD</sub> < 3.6 V Voltage Range V1			41	
		Slave mode transmitter/full duplex 1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range V1			27	
		1.71 V < V <sub>DD</sub> < 3.6 V Voltage Range V2			13	
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4*T <sub>pclk</sub>	-	-	-
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2*T <sub>pclk</sub>	-	-	-
$\begin{matrix} t_{w(\text{SCKH})} \\ t_{w(\text{SCKL})} \end{matrix}$	SCK high and low time	Master mode, SPI prescaler = 2	T <sub>pclk</sub> -1	T <sub>pclk</sub>	T <sub>pclk</sub> +1	ns
t <sub>su(MI)</sub>	Data input setup time	Master mode	4	-	-	ns
t <sub>su(SI)</sub>	Data input setup time	Slave mode	3	-	-	113
t <sub>h(MI)</sub>	Data input hold time	Master mode	4	-	-	ns
t <sub>h(SI)</sub>	Data input noid time	Slave mode	1	-	-	1.15
t <sub>a(SO)</sub>	Data output access time	Slave mode	9	-	34	ns
$t_{dis(SO)}$	Data output disable time	Slave mode	9	-	16	ns

Symbol **Conditions** Max<sup>(2)</sup> Unit **Parameter** Min Тур Slave mode  $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ 9 12 Voltage Range V1 Slave mode 1.71 V < V<sub>DD</sub> < 3.6 V Voltage Range V1 9 18  $t_{v(SO)}$ Data output valid time Slave mode ns  $1.71 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ 13 22 Voltage Range V2 Master mode 3.5 4.5  $t_{v(MO)}$ Slave mode 1.71 V < V<sub>DD</sub> < 3.6 V 6  $t_{h(SO)}$ Data output hold time Slave mode Range V2 9 Master mode 2 t<sub>h(MO)</sub>

Table 83. SPI characteristics<sup>(1)</sup> (continued)

The maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI) which has to fit into SCK low or high-phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having tsu(MI) = 0 while Duty(SCK) = 50%.




Figure 35. SPI timing diagram - slave mode and CPHA = 0

<sup>1.</sup> Guaranteed by characterization results.




Figure 36. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are done at CMOS levels: 0.3  $V_{DD}$  and 0.7  $V_{DD}$ .




Figure 37. SPI timing diagram - master mode

1. Measurement points are done at CMOS levels: 0.3  $\rm V_{DD}$  and 0.7  $\rm V_{DD.}$ 

### **I2S** characteristics

Unless otherwise specified, the parameters given in *Table 84* for I2S are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in *Table 17: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30pF
- Measurement points are done at CMOS levels: 0.5 V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 84, I2S characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions		Min	Max	Unit
f <sub>MCLK</sub>	I2S Main clock output	-	256x8 K	256 *Fs <sup>(2)</sup>	MHz	
f	I2S clock frequency	Master data		-	64xFs	MHz
f <sub>CK</sub>	123 Clock frequency	Slave data		-	64xFs	IVII IZ
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver		30	70	%
t <sub>v(WS)</sub>	WS valid time	Master mode		-	6	
+	WS hold time	Master mode	Master mode		-	
t <sub>h(WS)</sub>	VV3 Hold time	Slave mode	Slave mode		-	
t <sub>su(WS)</sub>	WS setup time	Slave mode		4	-	
t <sub>su(SD_MR)</sub>	Data input setup	Master receiver		3	-	
t <sub>su(SD_SR)</sub>	time	Slave receiver		4	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver		4	-	ns
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver		2	-	
+		Slave transmitter (after	2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	15	
t <sub>v(SD_ST)</sub>	Data output valid time	enable edge)	1.65 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	22	
t <sub>v(SD_MT)</sub>		Master transmitter (after enable edge)		-	3	
t <sub>h(SD_ST)</sub>	Data output hold	Slave transmitter (after enable edge)		7	-	
t <sub>h(SD_MT)</sub>	time	Master transmitter (after er	nable edge)	1	-	

 $<sup>{\</sup>bf 1.} \quad {\bf Guaranteed \ by \ characterization \ results, \ not \ tested \ in \ production.}$ 

Note:

Refer to the reference manual RM0440 "STM32G4 Series advanced Arm®-based 32-bit MCUs" I2S section for more details about the sampling frequency (Fs),  $f_{MCK}$ ,  $f_{CK}$ ,  $D_{CK}$  values reflect only the digital peripheral behavior, source clock precision might slightly change the values  $D_{CK}$  depends mainly on ODD bit value. Digital contribution leads to a min of (I2SDIV/(2\*I2SDIV+ODD) and a max (I2SDIV+ODD)/(2\*I2SDIV+ODD) and Fs max supported for each mode/condition.



DS12589 Rev 6 155/198

<sup>2. 256</sup>xFs maximum is 49.152 MHz.

### **SAI** characteristics

Unless otherwise specified, the parameters given in *Table 85* for SAI are derived from tests performed under the ambient temperature, f<sub>PCLKx</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in *Table 17: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Table 85. SAI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit	
f <sub>MCLK</sub>	SAI Main clock output	-	-	50	MHz	
		Master transmitter 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V Voltage Range 1	-	33		
		Master transmitter 1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V Voltage Range 1	-	22		
		Master receiver Voltage Range 1	-	22		
f <sub>CK</sub>	SAI clock frequency <sup>(2)</sup>	Slave transmitter 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V Voltage Range 1	-	45	MHz	
		Slave transmitter 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V Voltage Range 1	-	29		
		Slave receiver Voltage Range 1	-	50		
		Slave transmitter Voltage Range 2	-	13		
+	FS valid time	Master mode 2.7 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	15	ns	
t <sub>v(FS)</sub>	rs valid tillle	Master mode 1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	22	- ns	
t <sub>h(FS)</sub>	FS hold time	Master mode	10	-	ns	
t <sub>su(FS)</sub>	FS setup time	Slave mode	2	-	ns	
t <sub>h(FS)</sub>	FS hold time	Slave mode	1	-	ns	
t <sub>su(SD_A_MR)</sub>	Data input actum time	Master receiver	2.5	-	20	
t <sub>su(SD_B_SR)</sub>	Data input setup time	Slave receiver	1	-	ns	
t <sub>h(SD_A_MR)</sub>	Data innut hald time	Master receiver	5	-		
t <sub>h(SD_B_SR)</sub>	Data input hold time	Slave receiver	1	-	ns	
(		Slave transmitter (after enable edge) 2.7 $V \le V_{DD} \le 3.6 V$	-	11	ns	
$t_{V(SD\_B\_ST)}$	Data output valid time	Slave transmitter (after enable edge) 1.71 V ≤ V <sub>DD</sub> ≤ 3.6 V	-	17		
		Slave transmitter (after enable edge) voltage range V2	-	20		
t <sub>h(SD_B_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	10	-	ns	



Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>v(SD_A_MT)</sub>	Data output valid time	Master transmitter (after enable edge) 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	14	ns
	Data output valid time	Master transmitter (after enable edge) 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	-	21	115
t <sub>h(SD_A_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	10	-	ns

Table 85. SAI characteristics<sup>(1)</sup> (continued)

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.






Figure 38. SAI master timing waveforms





# CAN (controller area network) interface

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (FDCANx\_TX and FDCANx\_RX).

### **USB** characteristics

The device USB interface is fully compliant with the USB specification version 2.0 and is USB-IF certified (for Full-speed device operation).

Table 86. USB electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	USB transceiver operating voltage			-	3.6	V
t <sub>Crystal_less</sub>	USB crystal less operation temperature			-	85	°C
R <sub>PUI</sub>	Embedded USB_DP pull-up value during idle			1250	1500	Ω
R <sub>PUR</sub>	Embedded USB_PD pull-up value during reception			2300	3200	12
Z <sub>sDRV</sub> <sup>(3)</sup>	Output driver impedance <sup>(4)</sup>	Driving high and low	28	36	44	Ω

<sup>1.</sup> TA = -40 to 125 °C unless otherwise specified.

### **USART** interface characteristics

Unless otherwise specified, the parameters given in *Table 87* for USART are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 87*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are done at CMOS levels: 0.5 V<sub>DD</sub>

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 87. USART electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f	USART clock frequency	Master mode	-	-	21	MHz	
f <sub>CK</sub>	OSANT Clock frequency	Slave mode	-	-	22	IVII IZ	
t <sub>su</sub> (NSS)	NSS setup time	Slave mode	t <sub>ker</sub> + 2	-	-	ns	
t <sub>h</sub> (NSS)	NSS hold time	Slave mode	2	-	-	115	
t <sub>w</sub> (CKH) t <sub>w</sub> (CKL)	CK high and low time	Master mode	1/f <sub>ck</sub> /2-1	1/f <sub>ck</sub> /2	1/f <sub>ck</sub> /2+1	ns	
t <sub>su</sub> (RX)	Data input setup time	Master mode	t <sub>ker</sub> + 2	-	-		
ι <sub>SU</sub> (ΓΛΛ)	Data input setup time	Slave mode	2	-	-	ns	
t <sub>h</sub> (RX)	Data input hold time	Master mode	1	-	-	113	
	Data input hold time	Slave mode	0.5	-	-		



DS12589 Rev 6 159/198

<sup>2.</sup> The device USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics, which are degraded in the 2.7-to-3.0 V voltage range.

<sup>3.</sup> Guarantee by design.

<sup>4.</sup> No external termination series resistors are required on USB\_PD (D+) and USB\_DM (D-); the matching impedance is already included in the embedded driver.

Table 87. USART electrical characteristics<sup>(1)</sup> (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>v</sub> (TX) Data output valid time		Master mode	-	0.5	1.5	
	Data output valid time	Slave mode	-	10	22	ne
t <sub>h</sub> (RX) Data	Data output hold time	Master mode	0	-	-	ns
		Slave mode	7	-	-	

<sup>1.</sup> Based on characterization, not tested in production.

# 5.3.27 UCPD characteristics

UCPD1 controller complies with USB Type-C Rev.1.2 and USB Power Delivery Rev. 3.0 specifications.

**Table 88. UCPD characteristics** 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DD</sub> UCPD operating supply voltage	Sink mode only	3.0	3.3	3.6	V	
	OCFD operating supply voltage	Sink and source mode	3.135	3.3	3.465	V

# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

# 6.1 UFQFPN32 package information

This UFQFPN is a 32-pin, 5 x 5 mm, 0.5 mm pitch ultra thin fine pitch quad flat package.



Drawing is not to scale.

- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this backside pad to PCB ground.

4

DS12589 Rev 6

Table 89. UFQFPN32 - Mechanical data

Cumbal	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	-	-	0.050	-	-	0.0020
A3	-	0.152	-	-	0.0060	-
b	0.180	0.230	0.280	0.0071	0.0091	0.0110
D	4.900	5.000	5.100	0.1929	0.1969	0.2008
D1	3.400	3.500	3.600	0.1339	0.1378	0.1417
D2	3.400	3.500	3.600	0.1339	0.1378	0.1417
E	4.900	5.000	5.100	0.1929	0.1969	0.2008
E1	3.400	3.500	3.600	0.1339	0.1378	0.1417
E2	3.400	3.500	3.600	0.1339	0.1378	0.1417
е	-	0.500	-	-	0.0197	-
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
ddd	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

5.30

3.45

0.30

3.45

0.50

17

0.75

3.80

Figure 41. UFQFPN32 - Recommended footprint

1. Dimensions are expressed in millimeters.

**Ay**/

A0B8\_FP\_V2

# **UFQFPN32** device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 42. UFQFPN32 top view example

4

DS12589 Rev 6

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

# 6.2 LQFP32 package information

This LQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.




Figure 43. LQFP32 - Outline

1. Drawing is not to scale.

47/

inches<sup>(1)</sup> millimeters Symbol Min Тур Max Min Тур Max 1.600 0.0630 Α Α1 0.050 0.150 0.0020 0.0059 A2 1.350 1.400 1.450 0.0531 0.0551 0.0571 0.300 0.370 0.450 0.0118 0.0146 0.0177 b 0.090 0.200 0.0035 0.0079 С 8.800 9.000 9.200 0.3465 0.3543 0.3622 D 7.200 D1 6.800 7.000 0.2677 0.2756 0.2835 D3 5.600 0.2205 Ε 8.800 9.000 9.200 0.3465 0.3543 0.3622 E1 6.800 7.000 7.200 0.2677 0.2756 0.2835 E3 5.600 0.2205 0.800 0.0315 е --L 0.450 0.600 0.750 0.0177 0.0236 0.0295 L1 1.000 0.0394 7° 7° k 0° 3.5° 0° 3.5° \_ 0.100 \_ 0.0039 CCC -

Table 90. LQFP32 - Mechanical data

1. Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 44. LQFP32 - Recommended footprint

1. Dimensions are expressed in millimeters.

57

DS12589 Rev 6 165/198

# LQFP32 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 45. LQFP32 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

47/

# 6.3 UFQFPN48 package information

This UFQFPN is a 48-lead, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package.




Figure 46. UFQFPN48 - Outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN48 package. It is recommended to connect and solder this back-side pad to PCB ground.

5

DS12589 Rev 6

167/198

ddd

inches<sup>(1)</sup> millimeters **Symbol** Min Тур Max Min Тур Max Α 0.500 0.550 0.600 0.0197 0.0217 0.0236 Α1 0.0000 0.000 0.020 0.050 0.0008 0.0020 D 6.900 7.000 7.100 0.2717 0.2756 0.2795 Ε 6.900 7.000 7.100 0.2717 0.2756 0.2795 D2 5.500 5.600 5.700 0.2165 0.2205 0.2244 E2 5.500 5.600 5.700 0.2165 0.2205 0.2244 L 0.300 0.500 0.400 0.0118 0.0157 0.0197 Т 0.152 0.0060 b 0.200 0.250 0.300 0.0079 0.0098 0.0118 0.500 0.0197 е

Table 91. UFQFPN48 - Mechanical data

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 47. UFQFPN48 - Recommended footprint

0.080

1. Dimensions are expressed in millimeters.

0.0031

## **UFQFPN48** device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 48. UFQFPN48 top view example

4

DS12589 Rev 6

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

#### LQFP48 package information 6.4

This LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package.




Figure 49. LQFP48 - Outline

1. Drawing is not to scale.

Table 92. LQFP48 - Mechanical data

Counch of	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 50. LQFP48 - Recommended footprint

1. Dimensions are expressed in millimeters.

4

### LQFP48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 51. LQFP48 top view example

577

DS12589 Rev 6 173/198

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

# 6.5 WLCSP49 package information

This WLCSP49 is a 49-ball, 3.15 x 3.13 mm, 0.4 mm pitch, wafer level chip scale package.

A1 ORIENTATION REFERENCE 0000 0000000 DETAIL A 0000000 Ε e2 000000 0000000 900000 △ aaa (4x) **BOTTOM VIEW** TOP VIEW SIDE VIEW BUM<u>P</u> A2 Α1 △ eeeZ FRONT VIEW øb(49x)-SEATING PLANE **DETAIL A** ROTATED 90° B03Q\_WLCSP49\_DIE468\_ME\_V1

Figure 52. WLCSP49 - Outline

- 1. Drawing is not to scale.
- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
- 3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.

4

Table 93. WLCSP49 - Mechanical data

Comple ed		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
A <sup>(2)</sup>	-	-	0.59	-	-	0.023	
A1	-	0.18	-	-	0.007	-	
A2	-	0.38	-	-	0.015	-	
A3 <sup>(3)</sup>	-	0.025	-	-	0.001	-	
b <sup>(4)</sup>	0.22	0.25	0.28	0.009	0.010	0.011	
D	3.13	3.15	3.17	0.123	0.124	0.125	
E	3.11	3.13	3.15	0.122	0.123	0.124	
е	-	0.40	-	-	0.016	-	
e1	-	2.40	-	-	0.094	-	
e2	-	2.40	-	-	0.094	-	
F <sup>(5)</sup>	-	0.375	-	-	0.015	-	
G <sup>(5)</sup>	-	0.365	-	-	0.014	-	
aaa	-	0.10	-	-	0.004	-	
bbb	-	0.10	-	-	0.004	-	
ccc	-	0.10	-	-	0.004	-	
ddd	-	0.05	-	-	0.002	-	
eee	-	0.05	-	-	0.002	-	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

<sup>2.</sup> The maximum total package height is calculated by the RSS method (Root Sum Square) using nominal and tolerances values of A1 and A2.

<sup>3.</sup> Back side coating. Nominal dimension is rounded to the 3rd decimal place resulting from process capabiliy.

<sup>4.</sup> Dimension is measured at the maximum bump diameter parallel to primary datum Z.

<sup>5.</sup> Calculated dimensions are rounded to the 3rd decimal place

Dpad Dsm BGA\_WLCSP\_FT\_V1

Figure 53. WLCSP49 - Recommended footprint

1. Dimensions are expressed in millimeters.

Table 94. WLCSP49 - Recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0,225 mm
Dsm	0.290 mm typ. (depends on soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm

## WLCSP49 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 54. WLCSP49 top view example

4

DS12589 Rev 6

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

# 6.6 LQFP64 package information

This LQFP is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 55. LQFP64 - Outline

1. Drawing is not to scale.

Table 95. LQFP64 - Mechanical data

			21104 111001			
Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-

**\_y**/

inches<sup>(1)</sup> millimeters **Symbol** Тур Min Typ Max Min Max 7.500 0.2953 E3 0.500 0.0197 е 0° 7° 0° 7° Κ  $3.5^{\circ}$  $3.5^{\circ}$ L 0.450 0.600 0.750 0.0177 0.0236 0.0295 1.000 L1 0.0394 0.080 0.0031 CCC

Table 95. LQFP64 - Mechanical data (continued)

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 56. LQFP64 - Recommended footprint

1. Dimensions are expressed in millimeters.

# LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 57. LQFP64 top view example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

47/

# 6.7 UFBGA64 package information

This UFBGA is a 64-ball, 5 x 5 mm, 0.5 mm pitch ultra profile fine pitch ball grid array package.




Figure 58. UFBGA64 - Outline

1. Drawing is not to scale.

Table 96. UFBGA64 - Mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.170	0.280	0.330	0.0067	0.0110	0.0130
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1	3.450	3.500	3.550	0.1358	0.1378	0.1398
Е	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1	3.450	3.500	3.550	0.1358	0.1378	0.1398
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

47/

DS12589 Rev 6 181/198

Table 96. UFBGA64 - Mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 59. UFBGA64 - Recommended footprint




Table 97. UFBGA64 - Recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm

## **UFBGA64** device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 60. UFBGA64 top view example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

577

DS12589 Rev 6

# 6.8 LQFP80 package information

This LQFP is a 80-pin, 12 x 12 mm low-profile quad flat package.




Figure 61. LQFP80 - Outline

1. Drawing is not to scale.

Table 98. LQFP80 - Mechanical data

Symbol	Millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	14.000	-	-	0.5512	-
D1	-	12.000	-	-	0.4724	-

**-**y/

184/198

k

7.0°


inches<sup>(1)</sup> Millimeters **Symbol** Min Тур Max Min Тур Max 9.500 0.3740 D2 Ε 14.000 0.5512 E1 12.000 0.4724 E3 9.500 0.3740 е 0.500 0.0197 0.450 0.600 0.750 0.0177 0.0236 0.0295 L 0.0394 L1 1.000 CCC 0.080 0.0031

7.0°

 $0.0^{\circ}$ 

Table 98. LQFP80 - Mechanical data (continued)

 $0.0^{\circ}$ 



1. Dimensions are expressed in millimeters.

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

## LQFP80 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 63. LQFP80 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

4

# 6.9 LQFP100 package information

This LQFP is a 100-pin, 14 x 14 mm low-profile quad flat package.




Figure 64. LQFP100 - Outline

1. Drawing is not to scale.

Table 99. LQPF100 - Mechanical data

Cymbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-

47/


DS12589 Rev 6 187/198

Table 99. LQPF100 - Mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 65. LQFP100 - Recommended footprint



1. Dimensions are expressed in millimeters.

Ty/

### LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 66. LQFP100 top view example

57

<sup>1.</sup> Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

### 6.10 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$ 

#### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max =  $\Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DDIOx} - V_{OH}) \times I_{OH})$ ,

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

Unit **Symbol Parameter** Value Thermal resistance junction-ambient 48.9 LQFP100 - 14 × 14 mm Thermal resistance junction-ambient 49.7 LQFP80 - 12 × 12 mm Thermal resistance junction-ambient 50.8 LQFP64 - 10 × 10 mm Thermal resistance junction-ambient 58.4 LQFP48 - 7 × 7 mm Thermal resistance junction-ambient  $\Theta_{JA}$ 58.4 °C/W LQFP32 - 7 × 7 mm Thermal resistance junction-ambient 44.2 UFBGA64 - 5 × 5 mm Thermal resistance junction-ambient 28.6 UFQFPN48 - 7 × 7 mm Thermal resistance junction-ambient 36.7 UFQFPN32 - 5 × 5 mm Thermal resistance junction-ambient 59 WLCSP49 - pitch 0.4

Table 100. Package thermal characteristics

Table 100. Package thermal characteristics (continued)

Symbol	Parameter	Value	Unit
	Thermal resistance junction-case LQFP100 - 14 × 14 mm	10.3	
	Thermal resistance junction-case LQFP80 - 12 × 12 mm	10.3	
	Thermal resistance junction-case LQFP64 - 10 × 10 mm	10.1	
	Thermal resistance junction-case LQFP48 - 7 × 7 mm	11.9	
$\Theta_{JC}$	Thermal resistance junction-case LQFP32 - 7 × 7 mm	11.9	°C/W
	Thermal resistance junction-case UFBGA64 - 5 × 5 mm	14.78	
	Thermal resistance junction-case UFQFPN48 - 7 × 7 mm	3.1 <sup>(1)</sup> 9.4	
	Thermal resistance junction-case UFQFPN32 - 5 × 5 mm	3.4 <sup>(1)</sup> 14.2	
	Thermal resistance junction-case WLCSP49 - pitch 0.4	2.33	
	Thermal resistance junction-board LQFP100 - 14 × 14 mm	25.7	
	Thermal resistance junction-board LQFP80 - 12 × 12 mm	25.1	
	Thermal resistance junction-board LQFP64 - 10 × 10 mm	24.7	
	Thermal resistance junction-board LQFP48 - 7 × 7 mm	27.7	
$\Theta_{JB}$	Thermal resistance junction-board LQFP32 - 7 × 7 mm	27.7	°C/W
	Thermal resistance junction-board UFBGA64 - 5 × 5 mm	22.5	
	Thermal resistance junction-board UFQFPN48 - 7 × 7 mm	15.7	
	Thermal resistance junction-board UFQFPN32 - 5 × 5 mm	18.6	
	Thermal resistance junction-board WLCSP49 - pitch 0.4	38.12	

<sup>1.</sup> Thermal resistance junction-case where the case is the bottom thermal pad on the UFQFPN package.

# 6.10.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org



DS12589 Rev 6 191/198

## 6.10.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 7: Ordering information*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32G431xB at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range is best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

#### **Example 1: High-performance application**

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 82 °C (measured according to JESD51-2),  $I_{DDmax}$  = 50 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V and maximum 8 I/Os used at the same time in output at low level with  $I_{OL}$  = 20 mA,  $V_{OL}$ = 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$ 

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 175 mW and P<sub>IOmax</sub> = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$ 

Using the values obtained in T<sub>Jmax</sub> is calculated as follows:

For LQFP100, 42 °C/W

 $T_{\text{lmax}} = 82 \,^{\circ}\text{C} + (42 \,^{\circ}\text{C/W} \times 447 \,^{\circ}\text{mW}) = 82 \,^{\circ}\text{C} + 18.774 \,^{\circ}\text{C} = 100.774 \,^{\circ}\text{C}$ 

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C) see Section 7: Ordering information.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 7: Ordering information).

Note:

With this given  $P_{Dmax}$  we can find the TAmax allowed for a given device temperature range (order code suffix 6 or 7).

```
Suffix 6: T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \ mW) = 105-18.774 = 86.226 ^{\circ}C
Suffix 3: T_{Amax} = T_{Jmax} - (42^{\circ}C/W \times 447 \ mW) = 130-18.774 = 111.226 ^{\circ}C
```

# **Example 2: High-temperature application**

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

77

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax}$  = 100 °C (measured according to JESD51-2),  $I_{DDmax}$  = 20 mA,  $V_{DD}$  = 3.5 V, maximum 20 I/Os used at the same time in output at low level with  $I_{OL}$  = 8 mA,  $V_{OL}$ = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ 

 $P_{IOmax = 20} \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ 

This gives: P<sub>INTmax</sub> = 70 mW and P<sub>IOmax</sub> = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ 

Thus: P<sub>Dmax</sub> = 134 mW

Using the values obtained in  $T_{\mbox{\scriptsize Jmax}}$  is calculated as follows:

For LQFP100, 42 °C/W

 $T_{Jmax}$  = 100 °C + (42 °C/W × 134 mW) = 100 °C + 5.628 °C = 105.628 °C

This is above the range of the suffix 6 version parts ( $-40 < T_J < 105$  °C).

In this case, parts must be ordered at least with the temperature range suffix 3 (see Section 7: Ordering information) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

47/

DS12589 Rev 6 193/198

# 7 Ordering information

**Options** 

xxx = programmed parts
TR = tape and reel

Table 101. Ordering information scheme STM32 G 431 Example: В XXX **Device family** STM32 = Arm-based 32-bit microcontroller **Product type** G = General-purpose **Sub-family** 431 = STM32G431x6/x8/xBPin count K = 32 pins C = 48/49 pinsR = 64 pinsM = 80 pinsV = 100 pins Code size 6 = 32 Kbytes 8 = 64 Kbytes B = 128 Kbytes **Package** I = UFBGA T = LQFPU = UFQFPN Y = WLCSP Temperature range 6 = Industrial temperature range, - 40 to 85 °C (105 °C junction) 3 = Industrial temperature range, - 40 to 125 °C (130 °C junction)

For a list of available options (memory, package, and so on) or for further information on any aspect of this device, contact the nearest ST sales office.



# 8 Revision history

Table 102. Document revision history

Date	Revision	Changes
10-May-2019	1	Initial release.
28-Oct-2019	2	Updated:  - Section 2: Description and Table 2: STM32G431x6/x8/xB features and peripheral counts removing "-40 to 105°C (+ 125°C junction)".  - Figure 1: STM32G431x6/x8/xB block diagram with 170 MHz.  - Section 3.5: Embedded SRAM.  - Section 3.20: Voltage reference buffer (VREFBUF).  - Table 3: STM32G431x6/x8/xB peripherals interconnect matrix.  - Table 17: General operating conditions.  - Table 34: Peripheral current consumption.  - Table 60: ADC characteristics.  - Table 83: SPI characteristics.  - Table 100: Package thermal characteristics.  - Table 101: Ordering information scheme.  - Section 6: Package information.  Added:  - Table 65: ADC accuracy (Multiple ADCs operation) - limited test conditions 1.  - Table 66: ADC accuracy (Multiple ADCs operation) - limited test conditions 2.

Table 102. Document revision history (continued)

Date	Revision	Changes
20-Nov-2020	3	Updated:  - Table 2: STM32G431x6/x8/xB features and peripheral counts timer PWM channel number.  - Section 3.5: Embedded SRAM.  - Table 12: STM32G431x6/x8/xB pin definition.  - Figure 11: STM32G431x6/x8/xB UFBGA64 ballout.  - Table 21, Table 22, Table 27, Table 28, Table 29, Table 30, Table 31 Table 32 max current consumptions.  - Table 35: Low-power mode wakeup timings adding note.  - Table 70: DAC 15MSPS characteristics T <sub>SAMP</sub> , .dV/dt (hold phase) and I <sub>DDA</sub> (DAC) characteristics.  - Table 73: COMP characteristics I <sub>DDA</sub> (COMP).  - Table 74: OPAMP characteristics PSRR.  - Table 76: V <sub>BAT</sub> monitoring characteristics.  - Internal voltage reference buffer (VREFBUF) at 2.9 V. Removed:  - Current consumption in Run and Low-power run modes, code with data processing running from Flash in single Bank, ART disable table.  - Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART disable table.
22-Feb-2021	4	Updated:  - Section 3.11.4: Low-power modes.  - Table 29: Current consumption in Stop 1 mode.  - Table 30: Current consumption in Stop 0 mode.  - Table 31: Current consumption in Standby mode.  - Table 32: Current consumption in Shutdown mode.
01-Oct-2021	5	Updated:  - Section 2: Description  - Table 2: STM32G431x6/x8/xB features and peripheral counts  - Table 5: Temperature sensor calibration values  - Table 12: STM32G431x6/x8/xB pin definition  - Figure 5: STM32G431x6/x8/xB UFQFPN32 pinout  - Table 62: ADC accuracy - limited test conditions 1  - Table 63: ADC accuracy - limited test conditions 2  - Table 64: ADC accuracy - limited test conditions 3  - Figure 28: ADC accuracy characteristics  - Figure 29: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function  Deleted:  - Note 2 of Figure 40: UFQFPN32 - Outline



Table 102. Document revision history (continued)

Date	Revision	Changes
22-Oct-2021	6	Updated:  - Section 2: Description  - Section 3.4: Embedded Flash memory  - Table 12: STM32G431x6/x8/xB pin definition

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved

