



**MOTOROLA**

**MC14002B**  
See Page 6-5

**MC14002UB**  
See Page 6-14


**MC14006B**

**CMOS MSI**  
(LOW-POWER COMPLEMENTARY MOS)  
**18-BIT STATIC SHIFT REGISTER**

**18-BIT STATIC SHIFT REGISTER**

The MC14006B shift register is comprised of four separate shift register sections sharing a common clock: two sections have four stages, and two sections have five stages with an output tap on both the fourth and fifth stages. This makes it possible to obtain a shift register of 4, 5, 8, 9, 10, 12, 13, 14, 16, 17, or 18 bits by appropriate selection of inputs and outputs. This part is particularly useful in serial shift registers and time delay circuits.

- Output Transitions Occur on the Falling Edge of the Clock Pulse
- Fully Static Operation
- Can be Cascaded to Provide Longer Shift Register Lengths
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4006B



**L SUFFIX**  
CERAMIC PACKAGE  
CASE 632

**P SUFFIX**  
PLASTIC PACKAGE  
CASE 646

**ORDERING INFORMATION**

A Series -55°C to +125°C  
MC14XXXBAL (Ceramic Package Only)

C Series -40°C to +85°C  
MC14XXXBCL (Plastic Package)  
MC14XXXBCL (Ceramic Package)

**MAXIMUM RATINGS\*** (Voltages Referenced to  $v_{SS}$ )

Symbol	Parameter	Value	Unit
$V_{DD}$	DC Supply Voltage	0.5 to +18.0	V
$V_{in}, V_{out}$	Input or Output Voltage (DC or Transient)	0.5 to $V_{DD} - 0.5$	V
$I_{in}, I_{out}$	Input or Output Current (DC or Transient) per Pin	$\pm 10$	mA
$P_D$	Power Dissipation, per Package*	500	mW
$T_{stg}$	Storage Temperature	-65 to +150	°C
$T_L$	Lead Temperature (8-Second Soldering)	260	°C


\*Maximum Ratings are those values beyond which damage to the device may occur.  
†Temperature Derating: Plastic Package - 12mW/°C from 65°C to 85°C  
Ceramic Package - 12mW/°C from 100°C to 125°C

**TRUTH TABLE**  
(Single Stage)


X = Don't Care

$D_n$	C	$Q_{n+1}$
0		0
1		1
X		$Q_n$

**BLOCK DIAGRAM**



**LOGIC DIAGRAM**  
(ONE REGISTER STAGE)



**6**

# MC14006B

## ELECTRICAL CHARACTERISTICS (Voltages Referenced to V<sub>SS</sub>)

Characteristic	Symbol	V <sub>DD</sub> Vdc	T <sub>low</sub> *		25°C			T <sub>high</sub> *		Unit	
			Min	Max	Min	Typ #	Max	Min	Max		
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	V <sub>OL</sub>	5.0	-	0.05	-	0	0.05	-	0.05	Vdc	
		10	-	0.05	-	0	0.05	-	0.05		
		15	-	0.05	-	0	0.05	-	0.05		
V <sub>in</sub> = 0 or V <sub>DD</sub>	V <sub>OH</sub>	5.0	4.95	-	4.95	5.0	-	4.95	-	Vdc	
		10	9.95	-	9.95	10	-	9.95	-		
		15	14.95	-	14.95	15	-	14.95	-		
Input Voltage (V <sub>O</sub> = 4.5 or 0.5 Vdc) (V <sub>O</sub> = 9.0 or 1.0 Vdc) (V <sub>O</sub> = 13.5 or 1.5 Vdc)	"0" Level V <sub>IL</sub>	5.0	-	1.5	-	2.25	1.5	-	1.5	Vdc	
		10	-	3.0	-	4.50	3.0	-	3.0		
		15	-	4.0	-	6.75	4.0	-	4.0		
	"1" Level V <sub>IH</sub>	5.0	3.5	-	3.5	2.75	-	3.5	-	Vdc	
		10	7.0	-	7.0	5.50	-	7.0	-		
		15	11.0	-	11.0	8.25	-	11.0	-		
Output Drive Current (AL Device)	Source I <sub>OH</sub>	(V <sub>OH</sub> = 2.5 Vdc)	5.0	-3.0	-	-2.4	-4.2	-	-1.7	-	mAdc
		(V <sub>OH</sub> = 4.6 Vdc)	5.0	-0.64	-	-0.51	-0.88	-	-0.36	-	
		(V <sub>OH</sub> = 9.5 Vdc)	10	-1.6	-	-1.3	-2.25	-	-0.9	-	
	(V <sub>OH</sub> = 13.5 Vdc)	15	-4.2	-	-3.4	-8.8	-	-2.4	-		
	Sink I <sub>OL</sub>	(V <sub>OL</sub> = 0.4 Vdc)	5.0	0.64	-	0.51	0.88	-	0.36	-	mAdc
		(V <sub>OL</sub> = 0.5 Vdc)	10	1.6	-	1.3	2.25	-	0.9	-	
(V <sub>OL</sub> = 1.5 Vdc)		15	4.2	-	3.4	8.8	-	2.4	-		
Output Drive Current (CL/CP Device)	Source I <sub>OH</sub>	(V <sub>OH</sub> = 2.5 Vdc)	5.0	-2.5	-	-2.1	-4.2	-	-1.7	-	mAdc
		(V <sub>OH</sub> = 4.6 Vdc)	5.0	-0.52	-	-0.44	-0.88	-	-0.36	-	
		(V <sub>OH</sub> = 9.5 Vdc)	10	-1.3	-	-1.1	-2.25	-	-0.9	-	
	(V <sub>OH</sub> = 13.5 Vdc)	15	-3.6	-	-3.0	-8.8	-	-2.4	-		
	Sink I <sub>OL</sub>	(V <sub>OL</sub> = 0.4 Vdc)	5.0	0.52	-	0.44	0.88	-	0.36	-	mAdc
		(V <sub>OL</sub> = 0.5 Vdc)	10	1.3	-	1.1	2.25	-	0.9	-	
(V <sub>OL</sub> = 1.5 Vdc)		15	3.6	-	3.0	8.8	-	2.4	-		
Input Current (AL Device)	I <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc	
Input Current (CL/CP Device)	I <sub>in</sub>	15	-	±0.3	-	±0.00001	±0.3	-	±1.0	μAdc	
Input Capacitance (V <sub>in</sub> = 0)	C <sub>in</sub>	-	-	-	-	5.0	7.5	-	-	pF	
Quiescent Current (AL Device) (Per Package)	I <sub>DD</sub>	5.0	-	5.0	-	0.005	5.0	-	150	μAdc	
		10	-	10	-	0.010	10	-	300		
		15	-	20	-	0.015	20	-	600		
Quiescent Current (CL/CP Device) (Per Package)	I <sub>DD</sub>	5.0	-	20	-	0.005	20	-	150	μAdc	
		10	-	40	-	0.010	40	-	300		
		15	-	80	-	0.015	80	-	600		
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)	I <sub>T</sub>	5.0	I <sub>T</sub> = (1.3 μA/kHz) f + I <sub>DD</sub>						μAdc		
		10	I <sub>T</sub> = (2.6 μA/kHz) f + I <sub>DD</sub>								
		15	I <sub>T</sub> = (3.9 μA/kHz) f + I <sub>DD</sub>								

\*T<sub>low</sub> = -55°C for AL Device, -40°C for CL/CP Device.  
T<sub>high</sub> = +125°C for AL Device, +85°C for CL/CP Device

†To calculate total supply current at loads other than 50 pF:


$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) f \text{ k}$$

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

where: I<sub>T</sub> is in μA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001

\*\*The formulas given are for the typical characteristics only at 25°C

### PIN ASSIGNMENT



NC = No Connection

# MC14006B

## SWITCHING CHARACTERISTICS\* ( $C_L = 50 \text{ pF}$ , $T_A = 25^\circ\text{C}$ )

Characteristic	Symbol	VDD	Min	Typ #	Max	Unit
Output Rise and Fall Time						ns
$t_{TLH}$ , $t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$	$t_{TLH}$	5.0	—	100	200	
$t_{TLH}$ , $t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$	$t_{THL}$	10	—	50	100	
$t_{TLH}$ , $t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$		15	—	40	80	
Propagation Delay Time						ns
$t_{PLH}$ , $t_{PHL} = (1.7 \text{ ns/pF}) C_L + 220 \text{ ns}$	$t_{PLH}$	5.0	—	300	600	
$t_{PLH}$ , $t_{PHL} = (0.86 \text{ ns/pF}) C_L + 77 \text{ ns}$	$t_{PHL}$	10	—	110	220	
$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 55 \text{ ns}$		15	—	80	160	
Clock Pulse Width	$t_{WH}$	5.0	200	100	—	ns
		10	120	60	—	
		15	80	40	—	
Clock Pulse Frequency	$f_{cl}$	5.0	—	5.0	2.5	MHz
		10	—	8.3	4.2	
		15	—	12	6.0	
Clock Pulse Rise and Fall Time**	$t_{TLH}$ $t_{THL}$	5.0	—	—	15	$\mu\text{s}$
		10	—	—	5	
		15	—	—	4	
Setup Time	$t_{su}$	5.0	0	-50	—	ns
		10	0	-15	—	
		15	0	-8.0	—	
Hold Time	$t_h$	5.0	180	75	—	ns
		10	90	25	—	
		15	75	20	—	

\*The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

\*\*When shift register sections are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the rise and fall times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitance load.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ . Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.

FIGURE 1 – TYPICAL OUTPUT SOURCE CURRENT CHARACTERISTICS TEST CIRCUIT





FIGURE 2 – TYPICAL OUTPUT SINK CURRENT CHARACTERISTICS TEST CIRCUIT



# MC14006B

FIGURE 3 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORM




FIGURE 4 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS

