MC6172

(Formerly MC6862)

2400 bps DIGITAL MODULATOR

The MC6172 is a MOS subsystem designed to be integrated into a wide range of equipment utilizing serial data communication.

The modulator provides the necessary modulation and control functions to implement a serial data communication link over a voice grade channel, utilizing differential phase shift keying (DPSK) at bit rates of 1200 or 2400 bps. Phase options are provided for both the U.S. and international markets. The MC6172 can be implemented into a wide range of data handling systems, including stand-alone moderns, data storage devices, remote data communication terminals, and I/O interfaces for counters.

N-channel silicon-gate technology permits the MC6172 to operate using a single voltage supply and be fully TTL compatible.


The modulator is compatible with the MC6173 demodulator to provide medium-speed data communications capability.


- Clear-to-Send Delay Options
- 511-Bit CCITT Test Pattern
- Terminal Interfaces are TTL Compatible
- Compatible Functions for 201B/C Data Sets
- CCITT and U.S. Phase Options
- 1200/2400 bps Operation
- Answer-Back Tone
- The MC6173 Is the Companion Demodulator
- Application Note Available AN-870

MOS

(N-CHANNEL, SILICON-GATE)

2400 bps MODULATOR





PIN ASSIGNMENT 24 DBC Vss**L**1 CTS2**d**2 23 Tx Clk CTS1**₫**3 22 h B5 CTSD4 21 b B4 DRTS 5 20 **h**B3 TPEC 6 19 **1**B2 RTS 17 18 **1**B1 Tx MkD 8 17 **b**BO Tx Data 9 16 PSS CIK**II**10 15 DRS 14 An Bk Ex Clk 11 V_{CC}**1**12 13 TST

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to $+7.0$	V
Input Voltage	Vin	-0.3 to $+7.0$	V
Operating Temperature Range	TA	T _L to T _H 0 to 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

THERMAL CHARACTERISTICS

HERMAL CHARACTERISTICS				
Characteristic	Symbol	Value	Unit	
Thermal Resistance	اه ا		l∘c/w	
Plastic Package	l θ _{JA}	120	0, 11	
Cerdip Package		65		

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

POWER CONSIDERATIONS

The average chip-junction temperature, TJ, in °C can be obtained from:

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

(1)

Where:

TA ■ Ambient Temperature, °C

θ JA = Package Thermal Resistance, Junction-to-Ambient, °C/W

PD = PINT + PPORT

PINT=ICC×VCC, Watts - Chip Internal Power

PPORT = Port Power Dissipation, Watts - User Determined

drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

$$P_D = K + (T_J + 273$$
°C)

(2)

Solving equations 1 and 2 for K gives:

 $K = PD \bullet (TA + 273 °C) + \theta JA \bullet PD^2$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring PD (at equilibrium) for a known TA. Using this value of K the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5.0 \pm 0.25 \text{ Vdc}, V_{SS} = 0, T_A = T_L$ to T_H , all outputs loaded as shown in Figure 1 unless otherwise noted)

Characteristic	Symbol	Min	Түр	Max	Unit
Input High Voltage	VIH	V _{SS} + 2.0	_	Vcc	
Input Low Voltage	VIL	VSS		V _{SS} +0.8	
Input Current (Vin = VSS) CTS1, CTS2, PSS, DRS, An Bk, and Tx MK RTS and TPE	lin	<u>-</u>	- -	0.2 1.6	mA
Input Leakage Current (Vin = 5.25 V, VCC = VSS)			_	2.5	μA
Output High Voltage (IOH = -0.04 mA, Load A) (IOH = 0.0 mA, Load B)	VoH1 VoH2	V _{SS} + 2.4 V _{CC} - 0.5 V	- -	Vcc Vcc	٧
Output Low Voltage (IOL = 1.6 mA, Load A)		Vss		V _{SS} +0.4	٧
Input Capacitance (f = 0.1 MHz, T _A = 25°C)			5.0	_	pF
Internal Power Dissipation (Measured at T _A = T _L) (All inputs at V _{SS} except Pin 13 = 57.6 kHz and ALL outputs open)	P _{int}		210	315	mW
Input Transition Times, All Inputs Except 1.8432 MHz Input (From 10% to 90% points)	t _r , t _f	-	_	1.0°	μS
Input Transition Times, 1.8432 MHz Input (From 0.8 V to 2.0 V)			-	40	ns
Input Clock Duty Cycle, 1.8432 MHz Input (Measured at 1.5 V level)		30	-	70	%
Tx Data Setup Time (Figure 2)		35			μS
Tx Data Hold Time (Figure 2)		36		_	μS
Output Transition Times	t _r , t _f			5.0	μS

^{*}Maximum Input Transition Times are ≤0.1 × Pulse Width or the specified maximum of 1.0 µs, whichever is smaller.


FIGURE 1 – OUTPUT TEST LOAD VCC MMD6150 VI R1 = 2.5 kΩ or Equiv. CT MMD7000 or Equiv. Simulated TTL Load

 C_T = 20 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

Tx Clk tsu th

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.


FIGURE 3 - 2400 bps MODULATOR INTERFACE



DELAY TIMINGS (See Figures 4 and 5)

Characteristic	Symbol	Min	Тур	Max	Unit
RTS to DBC Delay	t ₁		-	8	μS
DBC to RTS Delay	12	45	-		μS
RTS-DRTS Delay	t ₃	-	_	35	μS
RTS-CTS Delay CTS1=0, CTS2=1 CTS1=1, CTS2=0 CTS1=1, CTS2=1 CTS1=0, CTS2=0	tą*	0 8.55 24.9 147.0		35 9.35 26.4 154.0	μs ms ms ms
CTS-DBC Delay CTS1=1, CTS2=0 CTS1=1, CTS2=1 CTS1=0, CTS2=0	t ₅	- - -	- - -	35 35 35	μS
RTS to CTS Low	t ₆	_	_	1.60	ms
RTS Min Delay	t ₇	-	_	1.67	ms
DBC to DRTS Delay	tg			35	μS
DBC Cycle Time	†DBC	833.28	833.33	833.37	μS

^{*}The reference frequency tolerance is not included.



 $\overline{\text{RTS-CTS}}$ delay options are selected by the CTS1 and CTS2 inputs, and are stated as time delay interval ta. An $\overline{\text{RTS}}$ input signal synchronized about point A will synchronize CTS with the positive transition of DBC (Dibit Clock). Delay ta is measured with respect to the negative transition of $\overline{\text{RTS}}$.


RTS signals synchronized with the positive transition of DBC (point B), will result in the same CTS delay (t₄). For this case the negative transition of CTS is synchronized with the negative transition of DBC with delay t₄ measured with respect to the negative transition of RTS.

DRTS will go low within to of the negative transition of RTS. With the exception of the no-delay option, CTS will go low within to of the positive transition of DBC, following the t4 delay selected. This applies when RTS is synchronized to Point A as shown.

If RTS goes high and remains high ≥ 20 µs within time interval ta, a reset of the internal RTS-CTS timer function will occur. If RTS goes high for less than 20 µs, the circuit may or may not respond to this momentary loss of the RTS signal.

Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

FIGURE 5 - LOSS OF RTS TO DRTS DELAY



A positive transition of RTS after CTS has become active can result in different functional characteristics of the CTS and DRTS output signals, depending on the time duration that RTS remains inactive.

Under all conditions, CTS will go high within t3 following a positive transition of RTS. If RTS goes high in the shaded region shown (i.e., synchronized to the positive transition of DBC) and remains high beyond the time interval defined as t7, then DRTS will

go high within to of the next negative transition of DBC. If RTS were to go low after to, the RTS-CTS delay times given in Figure 4 will result.

If \overline{RTS} goes high in the shaded region shown, and then returns low within time interval t6, the negative transition of \overline{CTS} will follow within 35 μ s, and \overline{DRTS} will remain in the active or low state. Under these conditions, the normal \overline{RTS} - \overline{CTS} delay times are not encountered when \overline{RTS} is reactivated. If \overline{RTS} goes low for less than 20 μ s, the circuit may or may not respond

NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

DEVICE OPERATION

GENERAL

Figure 3 shows the modulator and its intra-connections. The data to be transmitted is presented in synchronous serial format to the modulator for conversion to DPSK signals used in transmission. The modulator output is digital; therefore, a D/A converter and a filter transform the signal to an analog form.

The control functions provide four different Clear-to-Send delay options. An Answer-Back tone is available for automatic answering applications. The modulator has a built-in 511-bit pseudorandom pattern generator for use in system diagnostic tests.

INPUT/OUTPUT FUNCTIONS

Request to Send (RTS)

The RTS signal from the data terminal controls transmission from the modulator. A low level on RTS activates the modulator data output. A constant mark, for synchronization, is sent during the RTS to CTS delay interval. Termination of the transmission is accomplished by taking RTS high (see Figures 4 and 5).

Delayed Request to Send (DRTS)

This output can be used to control transmission as specified by the Transmit Mark control input. DRTS follows

the negative transition of RTS, and goes negative within t3 of the negative transition of RTS (Figure 4). The delay from a positive transition of RTS to a positive transition of DRTS is shown in Figure 5. The DRTS delay allows data within the modulator to be transmitted before transmission is inhibited.

Clear to Send (CTS)

CTS follows RTS to both the logic 0 and logic 1 levels. The delay from a negative transition of RTS to a negative CTS transition is selectable by external strapping of CTS1 and CTS2. The delay from a positive transition of RTS to a positive CTS transition is less than ta.

CTS will go low within to after the positive transition of the Dibit Clock (see Figure 4) except when the non-delay option is selected. For the no-delay option, CTS follows RTS within to.

RTS-CTS Delay Options (CTS1, CTS2)

The RTS-CTS delays are selectable according to the following strapping options

RTS-CTS Delay	CTS1	CTS2
0.0+0.035 ms, -0.0 ms	0	1
8.55 to 9.35 ms	1	0
24.90 to 26.4 ms	1 1	1
147.0 to 154.0 ms	0	0

Transmit Mark (Tx Mk)

The Transmit Mark control allows the system designer to select whether the Delayed Request to Send activitates and deactivates the transmission on the modulator chip or off the chip in the output amplifier.

When Tx Mk is high, transmission is controlled on the modulator chip, and occurs from the chip only when DRTS or Answer Back is in the logic 0 state (see Figure 6).

When Tx Mk is low, transmission is controlled off the modulator chip. In this mode, the modulator chip transmits marks at all times except when data or an Answer-Back tone is being transmitted (see Figure 6).

Test Pattern Enable (TPE)

A 511-bit test pattern generator is contained on the modulator chip. This pattern is in accord with CCITT specification V52.

The 511-bit test pattern is activated by applying a logic 0 to TPE. A mark (logic 1) condition on the Transmit Data input with TPE activated (logic 0) causes the test pattern to appear at the data output. A space (logic 0) condition on Tx Data with TPE activated causes the test pattern data to appear inverted at the data output.

Although the Motorola 2400 bps modulator contains a CCITT 511 test pattern generator it does not incorporate the 511 data randomizer or scrambler.

Random data applied to Tx Data with TPE activated causes the test pattern data to be scrambled (exclusive NORed) with the data, and the result appears at the data output.

The MC6173 demodulator does contain a built-in data descrambler, which is enabled by TPE input going active. To scramble data using the modulator, the circuit in Figure 7 must precede the Tx Data input of the modulator. Tx Data is added to the scrambler output pattern. Then the data is delayed by a full data bit before being transmitted by the modern. This assures a proper Transmit Data/Transmit Clock phase relationship.

If the data scrambler is to be an optional feature, then the transmit data multiplexer would also have to be built. This is

selected by the Test Pattern Enable signal or any other signal that is found suitable.

The scrambling of data in the data comm environment is not done in an attempt to encrypt information in the normal sense of the word. Rather, the purpose of the scrambling of data is to guarantee that with respect to the modern carrier, there is always random data on the line with little chance for a long string of ones or zeros to exist. This is particularly important if an adaptive equalizer is being incorporated at the demodulator. The adaptive equalizer will require reasonably evenly distributed data to optimize its statistical response to the incoming signal. The normally used code is the CCITT 511 sequence which is exclusive ORed with data.

The test pattern generator can be enabled only when CTS and RTS are logic 0. If TPE is activated outside this time interval, the previously stated RTS-CTS and RTS-DRTS delays, shown in Figures 4 and 5, are not valid.

Data-Rate Select (DRS)

The modulator can transmit at either 2400 bps or 1200 bps. Both data rates utilize an 1800 Hz carrier signal and employ phase shifting at 1200 Hz. The 2400 bps rate is obtained by encoding two bits of data into each phase shift. The 2400 Hz rate is selected by applying a logic 1 to the Data-Rate Select lead. The 1200 Hz rate is selected by applying a logic 0 to DRS.


Phase-Shift Select (PSS)

Option A (CCITT) or Option B (U.S.) phase shift can be selected for 2400 bps operation. The input data format and phase shift relationship for these two options are as follows:

Deta	PSS = 0 Option A*	PSS = 1 Option B
00	0°	+45°
01	+90°	+ 135°
11	+ 180°	+ 225°
10	+ 270°	+ 315°

*See example Figure 8.

FIGURE 6 - TRANSMIT MARK CONTROL



Tx Clk


Tx Data

To Pin 9 Modulator

Data Multiplexer

FIGURE 7 - MODULATOR CCITT 511 DATA SCRAMBLER

FIGURE 8 - EXAMPLE-CARRIER PHASE SHIFTS FOR OPTION A



For 1200 bps operation, Option C (CCITT) or Option D (U.S.) phase shift can be selected:

Data	PSS=0 Option C	PSS = 1 Option D
0	+90°	+45°
1	+ 270°	+ 225°

Option C is selected by applying a logic 0 to the Phase Shift Select lead when the Data Rate Select lead is strapped for 1200 bps operation (logic 0). Option D is selected by applying a logic 1 to PSS with DRS at logic 0. The phase shifts shown are the difference in phase between the signal at the end of one dibit period and the new signal at the beginning of the next dibit.

Transmit Data (Tx Data)

Transmit Data is the serial binary information presented for DPSK modulation. A high level represents a mark. For timing, see Transmit Clock (Figure 4).

Transmit Clock (Tx Clk)

A 2400/1200 Hz Transmit Clock output is provided for the communication terminal. The Transmit Data signal is sampled on the positive transition of Transmit Clock. The Transmit Data to Transmit Clock setup and hold time requirements are shown in the Electrical Characteristics Table and in Figure 2.

Dibit Clock (DBC)

A 1200 Hz Dibit Clock identifies the modulation timing. This signal goes negative less than 100 μs prior to the start of dibit modulation.

External Clock (Ex Clk)

A 2400/1200 Hz clock signal applied to the External Clock lead causes Transmit Clock to be synchronized with Ex Clk. This input must have an accuracy within $\pm 0.005\%$.

When no transitions occur on this input, the internal clock provides the 2400/1200 Hz transmit timing signal. Fast synchronization of Tx Clk to Ex Clk is not provided on the chip. When Ex Clk is not used, it should be tied to either the logic 0 or logic 1 state.

1.8432 MHz (Clk)

This input must be a square wave with rise and fall times of less than 40 ns and a 50 \pm 20% duty cycle. The clock accuracy must be written \pm 0.005%.

Answer Back (An Bk)

A logic 0 level applied to Answer Back causes a 2025 Hz carrier to be generated on the modulator chip instead of a phase shifted 1800 Hz carrier. A logic 1 level applied to An Benables the modulator to generate the normal phase shifted 1800 Hz carrier signal, as shown in Figure 6. The time delay

from a transition on $\overline{\text{An Bk}}$ to the appropriate signal at the modulator chip output is less than 2 ms.

Activation of An Bk (a logic 0) will disable all other operation modes including the Tx Mk function, and will reset CTS to an inactive state along with the RTX-CTS internal timer. An Bk should therefore be activated only before initiating RTS or after loss of the DRTS output signal. The combination of a logic 0 on An Bk with a logic 0 on TPE is not used in normal system operation, and hence is used as a reset input during device test.

Digital Output (B0-B5)

These outputs are designed to interface with a 6-bit digital-to-analog converter. The resultant signal out of the D/A is the differential phase shift keyed signal quantized at a 14.4 kHz rate. A low-pass filter can then be used to smooth the data transitions. B0 is the least-significant bit, and the positive level the active state.

Test Clock (TST)

A test signal input is provided to decrease test time of the chip, In normal operation this input must be strapped low.