

Intel[®] Atom[™] Processor C2000 Product Family

Specification Update

May 2014

Document Number: 329460-006US



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS OTHERWISE AGREED IN WRITING BY INTEL, THE INTEL PRODUCTS ARE NOT DESIGNED NOR INTENDED FOR ANY APPLICATION IN WHICH THE FAILURE OF THE INTEL PRODUCT COULD CREATE A SITUATION WHERE PERSONAL INJURY OR DEATH MAY OCCUR.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The information here is subject to change without notice. Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: http://www.intel.com/#/en_US_01

I2C is a two-wire communications bus/protocol developed by Philips. SMBus is a subset of the I2C bus/protocol and was developed by Intel. Implementations of the I2C bus/protocol may require licenses from various entities, including Philips Electronics N.V. and North American Philips Corporation.

Intel and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.


*Other names and brands may be claimed as the property of others.

Copyright © 2014, Intel Corporation. All rights reserved.



Contents


Revision History	4
Preface	5
Affected Documents/Related Documents	5
Nomenclature	6
Summary Tables of Changes	7
Codes Used in Summary Tables.....	7
Stepping.....	7
Page	7
Status	7
Row	7
Identification Information	10
Component Marking Information	10
Errata	12
Specification Changes	23
Specification Clarifications	24
Documentation Changes	25



Revision History

Date	Revision	Description
May 2014	006US	Added Errata: <ul style="list-style-type: none">Gigabit Ethernet Controller May Not be Functional After Booting the System From Mechanical Off
April 2014	005US	Added Errata: <ul style="list-style-type: none">Processor May Fail to Discard PCIe* Flow Control Initialization Packets While in DL_Active State
March 2014	004US	Added Errata: <ul style="list-style-type: none">DTS Reading is Incorrect Below -27°CMultiple Drivers That Access the GPIO Registers Concurrently May Result in Unpredictable System Behavior
November 2013	003US	Added Errata: <ul style="list-style-type: none">SMBus Controller May Detect Spurious Parity ErrorsInterrupts That Target an APIC That is Being Disabled May Result in a System Hang
September 2013	002US	Added Errata: <ul style="list-style-type: none">Disabling Gigabit Ethernet Controller Function 0 May Lead to Unexpected System Behavior Updated text for this Errata: <ul style="list-style-type: none">Internal Errors May Not be Escalated to The RCEC
September 2013	001US	Initial Release





Preface

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents.

This document may also contain information that was not previously published.

Affected Documents/Related Documents

Document Title	Document Number/ Location
<i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide</i> <i>Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide</i> <i>Intel® 64 and IA-32 Intel Architecture Optimization Reference Manual</i>	http://www.intel.com/products/processor/manuals/index.htm
<i>Intel® Virtualization Technology Specification for Directed I/O Architecture Specification</i>	D51397-001

Note: Documentation changes for *Intel® 64 and IA-32 Architecture Software Developer's Manual Volumes 1, 2A, 2B, 3A, and 3B* will be posted in a separate document, *Intel® 64 and IA-32 Architecture Software Developer's Manual Documentation Changes*. Use the following link to become familiar with this file: <http://developer.intel.com/products/processor/manuals/index.htm>.



Nomenclature

S-Spec Number is a five-digit code used to identify products. Products are differentiated by their unique characteristics, such as, core speed, L2 cache size, package type, etc. as described in the processor identification information table. Read all notes associated with each S-Spec number.

QDF Number is a four digit code used to distinguish between engineering samples. These samples are used for qualification and early design validation. The functionality of these parts can range from mechanical only to fully functional. This document has a processor identification information table that lists these QDF numbers and the corresponding product details.

Errata are design defects or errors. Errata may cause the behavior of the Intel® Atom™ Processor C2000 Product Family to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present in all devices.


Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification's impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These will be incorporated in any new release of the specification.

Note: Errata remain in the specification update throughout the product's lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).





Summary Tables of Changes

The following tables indicate the errata, specification changes, specification clarifications, or documentation changes which apply to the Intel® Atom™ Processor C2000 Product Family. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. These tables uses the following notations:

Codes Used in Summary Tables

Stepping

X:	Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.
(No mark) or (Blank box):	This erratum is Fixed in listed stepping or specification change does not apply to listed stepping.

Page

(Page):	Page location of item in this document.
---------	---

Status

Doc:	Document change or update will be implemented.
Plan Fix:	This erratum may be Fixed in a future stepping of the product.
Fixed.	This erratum has been previously Fixed.
No Fix:	There are no plans to fix this erratum.

Row

Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document.



Table 1. Errata Summary Table (Sheet 1 of 2)

Erratum Number	Stepping	Status	ERRATA
	B0		
AVR1.	X	No Fix	Gigabit Ethernet Controller AUX1 Pin Cannot be Used for IEEE-1588* v2 Clock Synchronization
AVR2.	X	No Fix	SATA Transmit Signal Voltage Levels May Exceed Specification Value
AVR3.	X	No Fix	Disabling One UART Disables Both UARTs
AVR4.	X	No Fix	USB Full-Speed Traffic May be Lost
AVR5.	X	No Fix	Virtual Wire Mode B Will Result in a System Hang
AVR6.	X	No Fix	PCIe* May Experience Link Width Degradation During Power Up
AVR7.	X	No Fix	PCIe Root Ports May Incorrectly Indicate CRS Software Visibility Support
AVR8.	X	No Fix	PCIe Ports May Log a Receiver Overflow Error on an Unexpected Completion
AVR9.	X	No Fix	The Platform SMBus Device Incorrectly Advertises a 32-byte BAR Size
AVR10.	X	No Fix	Processor May Hang if Gigabit Ethernet Controller's EEPROM is Not Properly Configured or Absent
AVR11.	X	No Fix	Reported Memory Type May Not be Used to Access the VMCS and Referenced Data Structures
AVR12.	X	No Fix	A Page Fault May Not be Generated When the PS Bit is Set to 1 in a PML4E or PDPTE
AVR13.	X	No Fix	CS Limit Violations May Not be Detected After VM Entry
AVR14.	X	No Fix	IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI is Incorrectly Cleared by SMI
AVR15.	X	No Fix	PEBS Record EventingIP Field May be Incorrect After CS.Base Change
AVR16.	X	No Fix	Some Performance Counter Overflows May Not be Logged in IA32_PERF_GLOBAL_STATUS when FREEZE_PERFMON_ON_PMI is Enabled
AVR17.	X	No Fix	MOVNTDQA From WC Memory May Pass Earlier Locked Instructions
AVR18.	X	No Fix	Performance Monitor Instructions Retired Event May Not Count Consistently
AVR19.	X	No Fix	Unsynchronized Cross-modifying Code Operations Can Cause Unexpected Instruction Execution Results
AVR20.	X	No Fix	Redirection of RSM to Probe Mode May Not Generate an LBR Record
AVR21.	X	No Fix	USB EHCI RMH Port Disabled Due to Device Initiated Remote Wake
AVR22.	X	No Fix	AG3E Pin Strap Value May Not Affect Power Sequencing
AVR23.	X	No Fix	PCIe* Ports May Not Detect a 100MHz Toggle for Compliance Mode Switching
AVR24.	X	No Fix	PCIe* Elasticity Buffer Errors May be Detected When Not in Config/L0 LTSSM States
AVR25.	X	No Fix	A Spurious PCIe* Data Parity Error is Logged
AVR26.	X	No Fix	Interrupt May be Lost if I/O APIC is Programmed in Edge Mode
AVR27.	X	No Fix	PCIe* Link L1 Exit May Result in a System Hang
AVR28.	X	No Fix	Internal Errors May Not be Escalated to The RCEC
AVR29.	X	No Fix	Disabling Gigabit Ethernet Controller Function 0 May Lead to Unexpected System Behavior
AVR30.	X	No Fix	SMBus Controller May Detect Spurious Parity Errors
AVR31.	X	No Fix	Interrupts That Target an APIC That is Being Disabled May Result in a System Hang
AVR32.	X	No Fix	DTS Reading is Incorrect Below -27°C



Table 1. Errata Summary Table (Sheet 2 of 2)

Erratum Number	Stepping	Status	ERRATA
	B0		
AVR33.	X	No Fix	Multiple Drivers That Access the GPIO Registers Concurrently May Result in Unpredictable System Behavior
AVR34.	X	No Fix	Processor May Fail to Discard PCIe* Flow Control Initialization Packets While in DL_Active State
AVR35.	X	No Fix	Gigabit Ethernet Controller May Not be Functional After Booting the System From Mechanical Off

Table 2. Specification Changes

Number	Specification Change
NA	None to report at this time.


Table 3. Specification Clarifications

Number	Specification Clarification
NA	None to report at this time.

Table 4. Documentation Changes

Number	Documentation Change
NA	None to report at this time.

§ §



Identification Information

Component Marking Information


The Intel® Atom™ Processor C2000 Product Family is identified in the component markings in [Table 5](#).

Table 5. Component Identification


Stepping	SKU Name	S-Spec	MM
B0	C2730	R1CR	930443
B0	C2750	R1CS	930444
B0	C2550	R1CT	930445
B0	C2530	R1CU	930446
B0	C2350	R1CV	930447
B0	C2758	R1CW	930451
B0	C2738	R1SA	930467
B0	C2718	R1CY	930453
B0	C2558	R1CZ	930454
B0	C2538	R1S9	930466
B0	C2518	R1D1	930456
B0	C2358	R1D2	930457
B0	C2338	R1S8	930465



Figure 1. Top Markings



§ §



Errata

AVR1. Gigabit Ethernet Controller AUX1 Pin Cannot be Used for IEEE-1588* v2 Clock Synchronization

Problem: The Gigabit Ethernet (Gigabit Ethernet) controller's Software Defined Pin AUX1, when used as the IEEE-1588 v2 auxiliary device connection for external clock synchronization, may miss incoming pulses.

Implication: Use of the Gigabit Ethernet AUX1 pin may cause incorrect external clock synchronization.

Workaround: Use the Gigabit Ethernet Controller's Software Defined Pin AUX0 as the IEEE-1588 v2 auxiliary device connection for external clock synchronization.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR2. SATA Transmit Signal Voltage Levels May Exceed Specification Value

Problem: The SATA transmit buffers have been designed to maximize performance including a variety of routing scenarios. As a result, the SATA transmit levels may exceed the maximum motherboard transmit (TX) connector and the device receive (RX) connector voltage specifications as defined in Section 7.2.1 of the Serial ATA Specification for both SATA Gen1 (1.5 Gb/s) and Gen2 (3 Gb/s) speeds.

Implication: Intel has not observed this erratum to negatively impact the operation of any commercially available system.

Workaround: None identified.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)


AVR3. Disabling One UART Disables Both UARTs

Problem: Disabling one UART (Universal Asynchronous Receiver Transmitter) by setting bit 0 or bit 1 in the UART_CONT register (Bus 0; Device 31; Function 0; offset 80H) will incorrectly disable both UARTs.

Implication: If either UART is disabled during active UART operations, a loss of serial communication results.

Workaround: Do not disable the unused UART.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

**AVR4. USB Full-Speed Traffic May be Lost**

- Problem:** If a USB full-speed transaction is started near the end of a micro-frame, the SoC may receive more than 189 bytes for the next micro-frame.
- Implication:** If the SoC receives more than 189 bytes for a micro-frame, an NYET (No Response Yet) handshake packet error will be sent to the software and the transfer will be lost.
- Workaround:** None identified. USB driver recovery protocol may be applied to cause the transfer to be retried.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR5. Virtual Wire Mode B Will Result in a System Hang

- Problem:** When the local APIC is configured for Virtual Wire Mode B, the system may hang. The local APIC supports 8259 Virtual Wire A and Symmetric Interrupt modes.
- Implication:** The 8259 Virtual Wire B Mode external interrupts will be ignored leading the system to hang.
- Workaround:** Do not use the 8259 Virtual Mode B Mode when using the 8259 to deliver interrupts.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR6. PCIe* May Experience Link Width Degradation During Power Up

- Problem:** The PCIe receiver circuits may violate ZRX-HIGH-IMP-DCPOS as defined in section 4.3.4.5 of the *PCI Express Base Specification*, Revision 3.0. This applies to the 2.5 Gb/s and the 5 Gb/s transfer rates.
- Implication:** The attached PCIe device may falsely detect a receiver during power up resulting in link width degradation.
- Workaround:** A BIOS code change has been identified and may be implemented as workaround for this erratum.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR7. PCIe Root Ports May Incorrectly Indicate CRS Software Visibility Support

- Problem:** The PCIe Root Port ROOTCAP.CRSSV (Bus 0; Device 1-4; Function 0; offset 5EH; bit 0) field indicates that the root port is capable of returning CRS (Configuration Request Retry Status) completion status to software. Due to this erratum, the default value of this bit is set to 1, incorrectly indicating that CRS is supported.
- Implication:** Due to this erratum, the software that expects the CRS completion status may not function as expected.
- Workaround:** A BIOS code change has been identified and may be implemented as workaround for this erratum.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)



AVR8. PCIe Ports May Log a Receiver Overflow Error on an Unexpected Completion

Problem: Upon receipt of an unexpected completion, the PCIe Root Port (Bus 0; Device 1-4; Function 0) may log a receiver overflow error in addition to an unexpected completion error.

Implication: Due to this erratum, a receiver overflow error may be logged incorrectly. If receiver overflow errors are configured to be fatal errors, this may result in a system hang.

Workaround: To avoid a hang, it is possible to configure receiver overflow errors to be non-fatal errors.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR9. The Platform SMBus Device Incorrectly Advertises a 32-byte BAR Size

Problem: During BIOS enumeration, the legacy SMBus Controller indicates a 32 bytes BAR size while the design allocation size is 2KB.

Implication: When this erratum occurs, accessing the SMBus Controller BAR region may result in a device conflict.

Workaround: A BIOS code change has been identified and may be implemented as workaround for this erratum.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR10. Processor May Hang if Gigabit Ethernet Controller’s EEPROM is Not Properly Configured or Absent

Problem: Systems may fail to boot if the processor’s Gigabit Ethernet controller’s associated configuration EEPROM is not properly configured or has not been installed on the platform.

Implication: Systems that do not properly place and configure the Gigabit Ethernet controller’s EEPROM may hang.

Workaround: A BIOS code change has been identified and may be implemented as workaround for this erratum.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR11. Reported Memory Type May Not be Used to Access the VMCS and Referenced Data Structures

Problem: Bits 53:50 of the IA32_VMX_BASIC MSR report the memory type that the processor uses to access the VMCS and data structures referenced by pointers in the VMCS. Due to this erratum, a VMX access to the VMCS or referenced data structures will instead use the memory type that the MTRRs (memory-type range registers) specify for the physical address of the access.

Implication: Bits 53:50 of the IA32_VMX_BASIC MSR report that the WB (write-back) memory type will be used but the processor may use a different memory type.

Workaround: Software should ensure that the VMCS and referenced data structures are located at physical addresses that are mapped to WB memory type by the MTRRs.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

**AVR12. A Page Fault May Not be Generated When the PS Bit is Set to 1 in a PML4E or PDPTE**

Problem: The processors supporting the Intel® 64 architecture, the PS bit (Page Size bit 7) is reserved in PML4Es and PDPTEs. If the translation of the linear address of a memory access encounters a PML4E or a PDPTE with PS set to 1, a page fault should occur. Due to this erratum, PS of such an entry is ignored and no page fault will occur due to its being set.

Implication: Software may not operate properly if it relies on the processor to deliver page faults when reserved bits are set in paging-structure entries.

Workaround: Software should not set bit 7 in any PML4E or PDPTE that has Present Bit (Bit 0) set to "1".

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR13. CS Limit Violations May Not be Detected After VM Entry

Problem: The processor may fail to detect a CS limit violation on fetching the first instruction after VM entry if the first byte of that instruction is outside the CS limit but the last byte of the instruction is inside the limit.

Implication: The processor may erroneously execute an instruction that should have caused a general protection exception.

Workaround: When a VMM emulates a branch instruction it should inject a general protection exception if the instruction target EIP is beyond the CS limit.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR14. IA32_DEBUGCTL.FREEZE_PERFMON_ON_PMI is iNcorrectly Cleared by SMI

Problem: FREEZE_PERFMON_ON_PMI (bit 12) in the IA32_DEBUGCTL MSR (1D9H) is erroneously cleared during delivery of an SMI (system-management interrupt).

Implication: As a result of this erratum, the performance monitoring counters will continue to count after a PMI occurs in SMM (system-management mode).

Workaround: None identified.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR15. PEBS Record EventingIP Field May be Incorrect After CS.Base Change

Problem: Due to this erratum a PEBS (Precise Event Base Sampling) record generated after an operation which changes CS.Base may contain an incorrect address in the EventingIP field.

Implication: Software attempting to identify the instruction which caused the PEBS event may identify the incorrect instruction when non-zero CS.Base is supported and CS.Base is changed. Intel has not observed this erratum to impact the operation of any commercially available system.

Workaround: None identified.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)



AVR16. Some Performance Counter Overflows May Not be Logged in IA32_PERF_GLOBAL_STATUS when FREEZE_PERFMON_ON_PMI is Enabled

Problem: When enabled, FREEZE_PERFMON_ON_PMI bit 12 in IA32_DEBUGCTL MSR (1D9H) freezes PMCs (performance monitoring counters) on a PMI (Performance Monitoring Interrupt) request by clearing the IA32_PERF_GLOBAL_CTRL MSR (38FH). Due to this erratum, when FREEZE_PERFMON_ON_PMI is enabled and two or more PMCs overflow within a small window of time and PMI is requested, then subsequent PMC overflows may not be logged in IA32_PERF_GLOBAL_STATUS MSR (38EH).

Implication: On a PMI, subsequent PMC overflows may not be logged in IA32_PERF_GLOBAL_STATUS MSR.

Workaround: Re-enabling the PMCs in IA32_PERF_GLOBAL_CTRL will log the overflows that were not previously logged in IA32_PERF_GLOBAL_STATUS.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR17. MOVNTDQA From WC Memory May Pass Earlier Locked Instructions

Problem: An execution of MOVNTDQA that loads from WC (Write Combining) memory may appear to pass an earlier locked instruction to a different cache line.

Implication: Software that expects a lock to fence subsequent MOVNTDQA instructions may not operate properly. If the software does not rely on locked instructions to fence the subsequent execution of MOVNTDQA then this erratum does not apply.

Workaround: Software that requires a locked instruction to fence subsequent executions of MOVNTDQA should insert an LFENCE instruction before the first execution of MOVNTDQA following the locked instruction. If there is already a fencing or serializing instruction between the locked instruction and the MOVNTDQA, then an additional LFENCE is not necessary.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR18. Performance Monitor Instructions Retired Event May Not Count Consistently

Problem: Performance Monitor Instructions Retired (Event C0H; Umask 00H) and the instruction retired fixed counter (IA32_FIXED_CTR0 MSR (309H)) are used to track the number of instructions retired. Due to this erratum, certain situations may cause the counter(s) to increment when no instruction has retired or to not increment when specific instructions have retired.

Implication: A performance counter counting instructions retired may over or under count. The count may not be consistent between multiple executions of the same code.

Workaround: None identified.

Status: For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

**AVR19. Unsynchronized Cross-modifying Code Operations Can Cause Unexpected Instruction Execution Results**

Problem: The act of one processor or system bus master writing data into a currently executing code segment of a second processor with the intent of having the second processor execute that data as code is called Cross-Modifying Code (XMC). XMC that does not force the second processor to execute a synchronizing instruction prior to execution of the new code is called unsynchronized XMC. Software using unsynchronized XMC to modify the instruction byte stream of a processor can see unexpected or unpredictable execution behavior from the processor that is executing the modified code.

Implication: In this case, the phrase "unexpected or unpredictable execution behavior" encompasses the generation of most of the exceptions listed in the *Intel Architecture Software Developer's Manual Volume 3: System Programming Guide* including a General Protection Fault (GPF) or other unexpected behaviors. In the event that unpredictable execution causes a GPF, the application executing the unsynchronized XMC operation would be terminated by the operating system.

Workaround: In order to avoid this erratum, programmers should use the XMC synchronization algorithm as detailed in the *Intel Architecture Software Developer's Manual Volume 3: System Programming Guide*, section: Handling Self- and Cross-Modifying Code.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).

AVR20. Redirection of RSM to Probe Mode May Not Generate an LBR Record

Problem: A redirection of the RSM instruction to probe mode may not generate the LBR (Last Branch Record) record that would have been generated by a non-redirectioned RSM instruction.

Implication: The LBR stack may be missing a record when redirection of RSM to probe mode is used. The LBR stack will still properly describe the code flow of non-SMM code.

Workaround: None identified.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).

AVR21. USB EHCI RMH Port Disabled Due to Device Initiated Remote Wake

Problem: During resume from Global Suspend, the RMH controller may not send SOF soon enough to prevent a device from entering suspend again. A collision on the port may occur if a device initiated remote wake occurs before the RMH controller sends SOF.

Note: Note: Intel has only observed this issue when two USB devices on the same RMH controller send remote wake within 30 ms window while RMH controller is resuming from Global Suspend.

Implication: The RMH host controller may detect the collision as babble and disable the port.

Workaround: Intel recommends system software to check bit 3 (Port Enable/Disable Change) together with bit 7 (Suspend) of Port N Status and Control PORTC registers when determining which port(s) have initiated remote wake. Intel recommends the use of the USB xHCI controller which is not affected by this erratum.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).



AVR22. AG3E Pin Strap Value May Not Affect Power Sequencing

- Problem:** AG3E (After G3 Enable) pin strap is correctly written to the GEN_PMCON1.AG3E register bit (Bus 0; Device 31; Function 0; Offset 44H; bit 0) after a power-on but may not be correctly utilized during power-on sequencing.
- Implication:** Due to this erratum, the SoC may proceed to S0 without waiting for a wake event when AG3E is asserted.
- Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status:** For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR23. PCIe* Ports May Not Detect a 100MHz Toggle for Compliance Mode Switching


- Problem:** The default behavior of the SoC’s PCIe electrical idle detection circuit does not guarantee detection of 100MHz toggling signal as recommended by the implementation note in *PCIe 3.0 Base Specification* Section 4.2.6.2.2.
- Implication:** The SoC may not cycle through all of the transmitter defined settings while under PCIe compliance load board test.
- Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status:** For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR24. PCIe* Elasticity Buffer Errors May be Detected When Not in Config/L0 LTSSM States

- Problem:** PCIe elasticity buffer errors may be observed by the LTSSM (Link Training Status State Machine) outside of the CONFIG/L0 states.
- Implication:** Due to this erratum, receiver errors may be logged in the PCIe ERRCORSTS.RE (Bus 0; Device 1-4; Function 0; Offset 110H; bit 0) and, as a consequence, possibly signaled to the OS.
- Workaround:** A BIOS workaround has been identified. Refer to the *Intel® Atom™ Processor C2000 Product Family BIOS Writer’s Guide*.
- Status:** For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

AVR25. A Spurious PCIe* Data Parity Error is Logged

- Problem:** A PCIe root port may incorrectly determine a TLP (Transaction Layer Packet) is poisoned and logs an error in the PCISTS.DPE field (Bus 0; Devices 1-4; Function 0; Offset 06H, bit 15) and, if the associated PCICMD.PER field (Bus 0; Devices 1-4; Function 0; Offset 04H, bit 6) is set, the PCISTS.MDPE (Bus 0; Devices: 1-4; Function: 0; Offset 06H, bit 8) field.
- Implication:** Spurious errors may be logged in the PCI Status register but no poison TLP is received or sent. Intel has not observed this erratum to impact the operation of any commercially available software.
- Workaround:** None identified.
- Status:** For the steppings affected, see [Table 1, “Errata Summary Table” on page 8.](#)

**AVR26. Interrupt May be Lost if I/O APIC is Programmed in Edge Mode**

Problem: An interrupt programmed in the I/O APIC to be triggered by a rising edge may be lost if the IRQ line is deasserted prior to the interrupt delivery to the core.

Implication: The interrupt will not be serviced. Intel has not observed this erratum to impact the operation of any commercially available software.

Workaround: None identified.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).

AVR27. PCIe* Link L1 Exit May Result in a System Hang

Problem: A processor PCIe link may hang while exiting the L1 link power state.

Implication: Due to this erratum, the system may hang during a PCIe L1 power state transition.

Workaround: A BIOS code change has been identified and may be implemented as a workaround for this erratum.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).

AVR28. Internal Errors May Not be Escalated to The RCEC

Problem: A masked unsupported request error occurring simultaneously with a detected internal parity or unexpected completion error within the PCIe* root complex may prevent the escalation of internally detected errors to the RCEC (Root Complex Event Collector) for interrupt generation.

Implication: When this erratum occurs, the SoC may hang.

Workaround: A BIOS code change has been identified and may be implemented as a workaround for this erratum.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).


AVR29. Disabling Gigabit Ethernet Controller Function 0 May Lead to Unexpected System Behavior

Problem: When the Gigabit Ethernet Controller function 0 is disabled, that function should be replaced by a dummy function. Due to this erratum, the dummy function's address space is not compatible with the processor system fabric.

Implication: If the Gigabit Ethernet Controller's dummy function is enabled, the dummy function may be the target of requests intended for different devices, leading to unexpected system behavior.

Workaround: None identified. The Gigabit Ethernet Controller function 0 must remain enabled when the controller is enabled.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).



AVR30. SMBus Controller May Detect Spurious Parity Errors

Problem: If the address of the last data byte transferred (i.e., buffer base address + length - 1) in an SMBus master transaction modulo 16 is inclusively between 0 and 7, the SMBus controller may spuriously detect a parity error.

Implication: If the SMBus controller detects a data parity error then the transaction is discarded, the controller stops processing master transactions, MCTRL.SS (SMBus 2.0 Master Control Register; Base: SMTBAR; Offset: 108H; Bit: 0) is cleared, error status field ERRSTS.IRDPE (SMBus 2.0 Error Status register; Base: SMTBAR; Offset: 018H; Bit: 9) is set, and error status field ERRUNCSTS.PTLPE (SMBus 2.0 Uncorrectable Error Status Register; Bus: 0; Device: 13H; Function: 0; Offset: 104H; Bit: 12) is set. In some configurations, other error registers may be set and the TLP may be logged. This error does not cause a hang in the SMBus controller.

Workaround: For master transactions subject to this erratum, the device driver should ensure the data buffer is zero-filled to the next 16 byte boundary before initiating the transaction.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).

AVR31. Interrupts That Target an APIC That is Being Disabled May Result in a System Hang

Problem: Interrupts that target a Logical Processor whose Local APIC is either in the process of being hardware disabled by clearing by bit 11 in the IA32_APIC_BASE_MSR or software disabled by clearing bit 8 in the Spurious-Interrupt Vector Register at offset 0F0H from the APIC base are neither delivered nor discarded.

Implication: When this erratum occurs, the processor may hang.

Workaround: None identified. Software must follow the recommendation that all interrupt sources that target an APIC must be masked or changed to no longer target the APIC before the APIC is disabled.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).

AVR32. DTS Reading is Incorrect Below -27°C

Problem: The DTS (Digital Thermal Sensor) cannot report a value below -27°C for SKUs C2308 and C2508.

Implication: Core DTS readings will report a value of 0xFF (-27°C) for temperatures of -27°C and lower. For uncore DTS, instead of being limited to -27°C, the DTS's TTR register (sideband port 0x4, offset 0xB1) will report an overflow and the DTS temperature will wrap around to a positive temperature. Thermal policies for high temperature events are not affected.

Workaround: None identified.

Status: For the steppings affected, see [Table 1, "Errata Summary Table" on page 8](#).



AVR33. Multiple Drivers That Access the GPIO Registers Concurrently May Result in Unpredictable System Behavior

- Problem:** The PCU (Platform Control Unit) in SoC may not be able to process concurrent accesses to the GPIO registers. Due to this erratum, read instructions may return 0xFFFFFFFF and write instructions may be dropped.
- Implication:** Multiple drivers concurrently accessing GPIO registers may result in unpredictable system behavior.
- Workaround:** GPIO drivers should not access GPIO registers concurrently. Each driver should acquire a global lock before accessing the GPIO register, and then release the lock after the access is completed.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR34. Processor May Fail to Discard PCIe* Flow Control Initialization Packets While in DL_Active State

- Problem:** After PCIe Flow Control initialization completes successfully, the link enters the DL_Active state and additional flow control initialization packets should not be received. Due to this erratum, the processor may fail to discard flow control initialization packets inadvertently received while in DL_Active state.
- Implication:** Receipt of InitFC2 DLLPs after link partner enters DL_Active state may lead to unpredictable system behavior. Intel has not observed this erratum with any commercially available system.
- Workaround:** None identified.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

AVR35. Gigabit Ethernet Controller May Not be Functional After Booting the System From Mechanical Off

- Problem:** During boot, the Gigabit Ethernet controller loads a configuration image. Due to this erratum, when booting from ACPI state G3 (mechanical off) with WAKE-ON-LAN support disabled, the configuration image may not load correctly leading to non-functional Gigabit Ethernet interfaces.
- Implication:** The Gigabit Ethernet subsystem may not be functional when booting from mechanical off. A subsequent cold reset from soft off (ACPI state G2/S5) will not exhibit this erratum.
- Workaround:** A BIOS code change has been identified and may be implemented as a workaround for this erratum.
- Status:** For the steppings affected, see [Table 1, "Errata Summary Table" on page 8.](#)

§ §



Specification Changes

There are no specification changes at this time.

§ §



Specification Clarifications

There are no specification clarifications at this time.

§ §



Documentation Changes

There are no documentation changes at this time.

§ §