

# DRAM MODULE

## 1 MEG x 8 DRAM FAST-PAGE-MODE (MT8D18) LOW POWER, EXTENDED REFRESH (MT8D18 L)

### FEATURES

- Industry-standard pinout in a 30-pin single-in-line package
- High-performance CMOS silicon-gate process
- Single 5V  $\pm 10\%$  power supply
- Low power, 24mW (2.4mW L-version) standby; 1,400mW active, typical
- All device pins are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 512-cycle refresh distributed across 8ms or 512-cycle extended refresh distributed across 64ms
- FAST-PAGE-MODE access cycle
- Low CMOS standby current, 1.6mA maximum (L-version)

### OPTIONS

- Timing
  - 60ns access
  - 70ns access
  - 80ns access
- Packages
  - Leadless 30-pin SIMM
- Power/Refresh
  - Normal Power/8ms
  - Low Power/64ms
- Part Number Example: MT8D18ML-6

### MARKING

-6  
-7  
-8  
  
M  
  
Blank  
L


### GENERAL DESCRIPTION

The MT8D18 is a randomly accessed solid-state memory containing 1,048,576 words organized in a x8 configuration. During READ or WRITE cycles, each word is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time.  $\overline{RAS}$  is used to latch the first 10 bits and  $\overline{CAS}$  the latter 10 bits. READ or WRITE cycles are selected with the  $\overline{WE}$  input. A logic HIGH on  $\overline{WE}$  dictates READ mode while a logic LOW on  $\overline{WE}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. Early WRITE occurs when  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, and the output pins remain open (High-Z) until the next  $\overline{CAS}$  cycle.

FAST-PAGE-MODE operations allow faster data operations (READ or WRITE) within a row-address-defined

### PIN ASSIGNMENT (Top View)


#### 30-Pin SIMM (DE-3)



\*Address not used for  $\overline{RAS}$ -ONLY REFRESH

**DRAM MODULE**

**FUNCTIONAL BLOCK DIAGRAM**



U1 - U8 = MT4C1024DJ  
U1 - U8 = MT4C1024DJ L (L-version)

**DRAM MODULE**

**TRUTH TABLE**

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA-IN/OUT
					!r	!c	DQ1-DQ8
Standby		H	H→X	X	X	X	High-Z
READ		L	L	H	ROW	COL	Data-Out
EARLY-WRITE		L	L	L	ROW	COL	Data-In
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	Data-Out
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In
	2nd Cycle	L	H→L	L	n/a	COL	Data-In
RAS-ONLY REFRESH		L	H	X	ROW	n/a	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In
CBR REFRESH		H→L	L	X	X	X	High-Z
BATTERY BACKUP (BBU) REFRESH (L-version)		H→L	L	X	X	X	High-Z

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss ..... -1V to +7V  
 Operating Temperature, T<sub>A</sub> (ambient) ..... 0°C to +70°C  
 Storage Temperature (plastic) ..... -55°C to +125°C  
 Power Dissipation ..... 8W  
 Short Circuit Output Current ..... 50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T<sub>A</sub> ≤ 70°C; Vcc = 5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	1
INPUT LEAKAGE: Any input 0V ≤ V <sub>IN</sub> ≤ 6.5V (All other pins not under test = 0V)	D9, $\overline{\text{CAS}}9$	I <sub>I</sub>	-2	2	μA
	A0-A9, $\overline{\text{RAS}}$ , $\overline{\text{WE}}$	I <sub>I</sub>	-16	16	μA
OUTPUT LEAKAGE: (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	DQ1-8, Q9	I <sub>OZ</sub>	-10	10	μA
OUTPUT LEVELS					
Output High Voltage (I <sub>OUT</sub> = -5mA)	V <sub>OH</sub>	2.4		V	
Output Low Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

**DRAM MODULE**

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6	-7	-8		
STANDBY CURRENT: (TTL) ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ )	I <sub>CC1</sub>	16	16	16	mA	
STANDBY CURRENT: (CMOS) ( $\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2V$ )	I <sub>CC2</sub>	8	8	8	mA	23
OPERATING CURRENT: Random READ/WRITE Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling: ${}^1RC = {}^1RC$ [MIN])	I <sub>CC3</sub>	720	640	560	mA	3, 4
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current ( $\overline{\text{RAS}} = V_{IL}$ ; $\overline{\text{CAS}}$ , Address Cycling: ${}^1PC = {}^1PC$ [MIN])	I <sub>CC4</sub>	560	480	400	mA	3, 4
REFRESH CURRENT: $\overline{\text{RAS}}$ -ONLY Average power supply current ( $\overline{\text{RAS}}$ Cycling; $\overline{\text{CAS}} = V_{IH}$ ; ${}^1RC = {}^1RC$ [MIN])	I <sub>CC5</sub>	720	640	560	mA	3
REFRESH CURRENT: CBR Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling: ${}^1RC = {}^1RC$ [MIN])	I <sub>CC6</sub>	720	640	560	mA	3, 5
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: $\overline{\text{CAS}} = 0.2V$ or CBR cycling; $\overline{\text{RAS}} = {}^1RAS$ (MIN) to 1μs; $\overline{\text{WE}}$ , A0-A9 and D <sub>IN</sub> = Vcc - 0.2V or 0.2V (D <sub>IN</sub> may be left open); ${}^1RC = 125\mu s$ (512 rows at 125μs = 64ms)	I <sub>CC7</sub>	1.6	1.6	1.6	mA	25

**CAPACITANCE**

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C <sub>I1</sub>		51	pF	2
Input Capacitance: $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	C <sub>I2</sub>		67	pF	2
Input/Output Capacitance: DQ1-DQ8	C <sub>I0</sub>		16	pF	2

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ ;  $V_{CC} = 5\text{V} \pm 10\%$ )

**DRAM MODULE**

AC CHARACTERISTICS	SYM	-6		-7		-8		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>t</sup> RC	110		130		150		ns	
READ-WRITE cycle time	<sup>t</sup> RWC	n/a		n/a		n/a		n/a	24
FAST-PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	<sup>t</sup> PRWC	n/a		n/a		n/a		n/a	24
Access time from $\overline{\text{RAS}}$	<sup>t</sup> RAC		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	<sup>t</sup> CAC		20		20		20	ns	15
Access time from column-address	<sup>t</sup> AA		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	<sup>t</sup> CPA		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	<sup>t</sup> RAS	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST-PAGE-MODE)	<sup>t</sup> RASP	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	<sup>t</sup> RSH	20		20		20		ns	
$\overline{\text{RAS}}$ precharge time	<sup>t</sup> RP	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	<sup>t</sup> CAS	20	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	<sup>t</sup> CSH	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	<sup>t</sup> CPN	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST-PAGE-MODE)	<sup>t</sup> CP	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	<sup>t</sup> RCD	20	40	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	<sup>t</sup> CRP	5		5		5		ns	
Row-address setup time	<sup>t</sup> ASR	0		0		0		ns	
Row-address hold time	<sup>t</sup> RAH	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	<sup>t</sup> RAD	15	30	15	35	15	40	ns	18
Column-address setup time	<sup>t</sup> ASC	0		0		0		ns	
Column-address hold time	<sup>t</sup> CAH	15		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> AR	45		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	<sup>t</sup> RAL	30		35		40		ns	
Read command setup time	<sup>t</sup> RCS	0		0		0		ns	
Read command hold time (referenced to $\overline{\text{CAS}}$ )	<sup>t</sup> RCH	0		0		0		ns	19
Read command hold time (referenced to $\overline{\text{RAS}}$ )	<sup>t</sup> RRH	0		0		0		ns	19

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T<sub>A</sub> ≤ 75°C; V<sub>cc</sub> = 5V ± 10%)

AC CHARACTERISTICS		-6		-7		-8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
CAS to output in Low-Z	<sup>1</sup> CLZ	0		0		0		ns	
Output buffer turn-off delay	<sup>1</sup> OFF	3	20	3	20	3	20	ns	20, 26
WE command setup time	<sup>1</sup> WCS	0		0		0		ns	
Write command hold time	<sup>1</sup> WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	<sup>1</sup> WCR	45		55		60		ns	
Write command pulse width	<sup>1</sup> WP	10		15		15		ns	
Write command to RAS lead time	<sup>1</sup> RWL	20		20		20		ns	
Write command to CAS lead time	<sup>1</sup> CWL	20		20		20		ns	
Data-in setup time	<sup>1</sup> DS	0		0		0		ns	21
Data-in hold time	<sup>1</sup> DH	15		15		15		ns	21
Data-in hold time (referenced to RAS)	<sup>1</sup> DHR	45		55		60		ns	
Transition time (rise or fall)	<sup>1</sup> T	3	50	3	50	3	50	ns	9, 10
Refresh period (512 cycles)	<sup>1</sup> REF		8/64		8/64		8/64	ms	7/25
RAS to CAS precharge time	<sup>1</sup> RPC	0		0		0		ns	
CAS setup time (CBR REFRESH)	<sup>1</sup> CSR	10		10		10		ns	5
CAS hold time (CBR REFRESH)	<sup>1</sup> CHR	10		15		15		ns	5


**DRAM MODULE**

**NOTES**


1. All voltages referenced to V<sub>SS</sub>.
2. This parameter is sampled. Capacitance is measured using MIL-STD-883C, Method 3012.1 (1 MHz AC, V<sub>CC</sub> = 5V, DC bias = 2.4V at 15mV RMS).
3. I<sub>CC</sub> is dependent on cycle rates.
4. I<sub>CC</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
7. An initial pause of 100μs is required after power-up followed by any eight  $\overline{\text{RAS}}$  cycles before proper device operation is assured. The eight  $\overline{\text{RAS}}$  cycle wake-ups should be repeated any time the  $\overline{\text{REF}}$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5\text{ns}$ .
9. V<sub>IH</sub> (MIN) and V<sub>IL</sub> (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>).
10. In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
11. If  $\overline{\text{CAS}} = V_{IH}$ , data output is High-Z.
12. If  $\overline{\text{CAS}} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100pF.
14. Assumes that  $t_{RCD} < t_{RCD}(\text{MAX})$ . If  $t_{RCD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by the amount that  $t_{RCD}$  exceeds the value shown.
15. Assumes that  $t_{RCD} \geq t_{RCD}(\text{MAX})$ .
16. If  $\overline{\text{CAS}}$  is LOW at the falling edge of  $\overline{\text{RAS}}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer,  $\overline{\text{CAS}}$  must be pulsed HIGH for  $t_{CPN}$ .
17. Operation within the  $t_{RCD}(\text{MAX})$  limit ensures that  $t_{RAC}(\text{MAX})$  can be met.  $t_{RCD}(\text{MAX})$  is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{MAX})$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
18. Operation within the  $t_{RAD}(\text{MAX})$  limit ensures that  $t_{RCD}(\text{MAX})$  can be met.  $t_{RAD}(\text{MAX})$  is specified as a reference point only; if  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{MAX})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
19. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a READ cycle.
20.  $t_{OFF}(\text{MAX})$  defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
21. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY-WRITE cycles.
22. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{\text{WE}} = \text{LOW}$ .
23. All other inputs equal V<sub>CC</sub> -0.2V.
24. LATE-WRITE, READ-WRITE or READ-MODIFY-WRITE cycles are not available due to the common DQ configuration of U1-U8.
25. Applies to the L-version only.
26. The 3ns minimum is a parameter guaranteed by design.

**DRAM MODULE**

**READ CYCLE**




**EARLY-WRITE CYCLE**



DON'T CARE  
 UNDEFINED




**FAST-PAGE-MODE READ-EARLY-WRITE CYCLE  
(Pseudo READ-MODIFY-WRITE)**




- NOTE:**
1. Do not drive data prior to tristate:  $t_{CPP}(\text{MIN})$  or  $t_{CP}$  (whichever is greater) +  $t_{DS}(\text{MIN})$  + any guardband between data-out and driving the bus with the new data-in.
  2. Assumes D and Q are tied together.

**RAS-ONLY REFRESH CYCLE  
(ADDR = A0-A8; A9 and WE = DON'T CARE)**




▨ DON'T CARE  
▩ UNDEFINED


**CBR REFRESH CYCLE**  
(A0-A9 and  $\overline{WE}$  = DON'T CARE)



**BBU REFRESH CYCLE** <sup>25</sup>  
(A0-A9 and  $\overline{WE}$  = DON'T CARE)



**HIDDEN REFRESH CYCLE** <sup>22</sup>  
( $\overline{WE}$  = HIGH)



DON'T CARE  
 UNDEFINED

**DRAM MODULE**