

MB81C1001A-60/-70/-80/-10

CMOS 1,048,576 BIT NIBBLE MODE DYNAMIC RAM

CMOS 1M x 1 Bit Nibble Mode DRAM

The Fujitsu MB81C1001A is a CMOS, fully decoded dynamic RAM organized as 1,048,576 words x 1 bit. The MB81C1001A has been designed for mainframe memories, buffer memories, and peripheral storage applications requiring high speed, low power dissipation, or compact layout.

Fujitsu's advanced three-dimensional stacked capacitor cell technology gives the MB81C1001A high α -ray soft error immunity. CMOS technology is used in the peripheral circuits to provide low power dissipation and high speed operation.

Features

Parameter	MB81C1001A -60	MB81C1001A -70	MB81C1001A -80	MB81C1001A -10
RAS Access Time	60 ns max.	70 ns max.	80 ns max.	100 ns max.
Random Cycle Time	130 ns min.	140 ns min.	155 ns min.	180 ns min.
Address Access Time	30 ns max.	35 ns max.	40 ns max.	50 ns max.
CAS Access Time	15 ns max.	20 ns max.	20 ns max.	25 ns max.
Fast Page Mode Cycle Time	45 ns min.	40 ns min.	40 ns min.	45 ns min.
Low Power Dissipation • Operating Current	407 mW max.	374 mW max.	341 mW max.	297 mW max.
• Standby Current	11 mW max. (TTL level)/5.5 mW max. (CMOS level)			


- 1,048,576 words x 1 bit organization
- Silicon gate, CMOS, 3D-Stacked Capacitor Cell
- All input and output are TTL compatible
- 512 refresh cycles every 8.2 ms
- Common I/O capability by using early write
- RAS only, CAS-before-RAS, or Hidden Refresh
- Fast Page Mode, Read-Modify-Write capability
- On-chip substrate bias generator for high performance

Absolute Maximum Ratings (See Note)


Parameter	Symbol	Value	Unit	
Voltage at any pin relative to V_{SS}	V_{IN}, V_{OUT}	-1 to +7	V	
Voltage of V_{CC} supply relative to V_{SS}	V_{CC}	-1 to +7	V	
Power Dissipation	PD	1.0	W	
Short Circuit Output Current	—	50	mA	
Storage Temperature	Ceramic	T_{STG}	-55 to +150	°C
	Plastic		-55 to +125	

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


PRELIMINARY




DIP-18P-M04




DIP-18C-A02



LCC-26P-M04



ZIP-20P-M02




* FPT-24P-M04 / * FPT-24P-M05
* : Available for 70/80/100 ns versions

2

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10


2



CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Parameter	Symbol	Typ	Max	Unit
Input Capacitance, A0 to A9, D _{IN}	C _{IN1}	—	5	pF
Input Capacitance, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	C _{IN2}	—	5	pF
Output Capacitance, D _{OUT}	C _{OUT}	—	6	pF

PIN ASSIGNMENTS AND DESCRIPTIONS



2

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min	Typ	Max	Unit	Ambient Operating Temp
Supply Voltage	1	VCC	4.5	5.0	5.5	V	0 °C to +70 °C
		VSS	0	0	0		
Input High Voltage, all inputs	1	VIH	2.4	—	6.5	V	
Input Low Voltage, all inputs	1	VIL	-2.0	—	0.8	V	

MB81C1001A-60
MB81C1001A-70
MB81C1001A-80
MB81C1001A-10

FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any one of 1,048,576 cell addresses in the memory matrix. Since only ten address bits are available, the column and row inputs are separately strobed by $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ as shown in Figure 1. First, nine row address bits are input on pins A0 through A9 and latched with the row address strobe ($\overline{\text{RAS}}$) then, ten column address bits are input and latched with the column address strobe ($\overline{\text{CAS}}$). Both row and column addresses must be stable on or before the falling edge of $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min) + t_r is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of $\overline{\text{WE}}$. When $\overline{\text{WE}}$ is active Low, a write cycle is initiated; when $\overline{\text{WE}}$ is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUT

Data is written into the MB81C1001A during write or read-modify-write cycle. The input data is strobed and latched by the later falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$. In an early write cycle, data input is strobed by $\overline{\text{CAS}}$, and set up and hold times are referenced to $\overline{\text{CAS}}$. In a delayed write or read-modify-write cycle, $\overline{\text{WE}}$ is set low after $\overline{\text{CAS}}$. Thus, data input is strobed by $\overline{\text{WE}}$, and set up and hold times are referenced to $\overline{\text{WE}}$.

DATA OUTPUT

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- IRAC : from the falling edge of $\overline{\text{RAS}}$ when t_{RAC} (max) is satisfied.
- ICAC : from the falling edge of $\overline{\text{CAS}}$ when t_{RAC} is greater than t_{RAC} , t_{RAD} (max).
- IAA : from column address input when t_{RAD} is greater than t_{RAD} (max).

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted)

Notes 3

Parameter	Notes	Symbol	Conditions	Values			Unit
				Min	Typ	Max	
Output high voltage		V_{OH}	$I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output low voltage		V_{OL}	$I_{OL} = 4.2 \text{ mA}$	—	—	0.4	
Input leakage current (any input)		I_{IL}	$0\text{V} \leq V_{IN} \leq 5.5\text{V};$ $4.5\text{V} \leq V_{CC} \leq 5.5\text{V};$ $V_{SS}=0\text{V};$ All other pins not under test =0V	-10	—	10	μA
Output leakage current		I_{OL}	$0\text{V} \leq V_{OUT} \leq 5.5\text{V};$ Data out disabled	-10	—	10	
Operating current (Average power supply current) 2	MB81C1001A-60	ICC_1	\overline{RAS} & \overline{CAS} cycling; $t_{RC} = \text{min}$	—	—	74	mA
	MB81C1001A-70					68	
	MB81C1001A-80					62	
	MB81C1001A-10					54	
Standby current (Power supply current)	TTL level	ICC_2	$\overline{RAS}=\overline{CAS}=V_{IH}$	—	—	2.0	mA
	CMOS level		$\overline{RAS}=\overline{CAS} \geq V_{CC}-0.2\text{V}$			1.0	
Refresh current #1 (Average power supply current) 2	MB81C1001A-60	ICC_3	$\overline{CAS}=V_{IH}, \overline{RAS}$ cycling; $t_{RC} = \text{min}$	—	—	74	mA
	MB81C1001A-70					68	
	MB81C1001A-80					62	
	MB81C1001A-10					54	
Nibble Mode current 2	MB81C1001A-60	ICC_4	$\overline{RAS} = V_{IL}, \overline{CAS}$ cycling; $t_{NC} = \text{min}$	—	—	60	mA
	MB81C1001A-70					55	
	MB81C1001A-80					50	
	MB81C1001A-10					43	
Refresh current #2 (Average power supply current) 2	MB81C1001A-60	ICC_5	\overline{RAS} cycling ; \overline{CAS} before \overline{RAS} ; $t_{RC} = \text{min}$	—	—	74	mA
	MB81C1001A-70					68	
	MB81C1001A-80					62	
	MB81C1001A-10					54	

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10

AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5

No.	Parameter	Notes	Symbol	MB81C1001A-60		MB81C1001A-70		MB81C1001A-80		MB81C1001A-10		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
1	Time Between Refresh		t_{REF}	—	8.2	—	8.2	—	8.2	—	8.2	ms
2	Random Read/Write Cycle Time		t_{RC}	130	—	140	—	155	—	180	—	ns
3	Read-Modify-Write Cycle Time		t_{RWC}	150	—	160	—	180	—	210	—	ns
4	Access Time from \overline{RAS}	6,9	t_{RAC}	—	60	—	70	—	80	—	100	ns
5	Access Time from \overline{CAS}	7,9	t_{CAC}	—	15	—	20	—	20	—	25	ns
6	Column Address Access Time	8,9	t_{AA}	—	30	—	35	—	40	—	50	ns
7	Output Hold Time		t_{OH}	0	—	0	—	0	—	0	—	ns
8	Output Buffer Turn on Delay Time		t_{ON}	0	—	0	—	0	—	0	—	ns
9	Output Buffer Turn off Delay Time	10	t_{OFF}	—	15	—	15	—	20	—	25	ns
10	Transition Time		t_T	2	50	2	50	2	50	2	50	ns
11	\overline{RAS} Precharge Time		t_{RP}	60	—	60	—	65	—	70	—	ns
12	\overline{RAS} Pulse Width		t_{RAS}	60	100000	70	100000	80	100000	100	100000	ns
13	\overline{RAS} Hold Time		t_{RSH}	15	—	20	—	20	—	25	—	ns
14	\overline{CAS} to \overline{RAS} Precharge Time		t_{CRP}	0	—	0	—	0	—	0	—	ns
15	\overline{RAS} to \overline{CAS} Delay Time	11,12	t_{RCD}	20	45	20	50	22	60	25	75	ns
16	\overline{CAS} Pulse Width		t_{CAS}	15	—	20	—	20	—	25	—	ns
17	\overline{CAS} Hold Time		t_{CSH}	60	—	70	—	80	—	100	—	ns
18	\overline{CAS} Precharge Time (C-B-R cycle)	17	t_{CPN}	20	—	20	—	20	—	20	—	ns
19	Row Address Set Up Time		t_{ASR}	0	—	0	—	0	—	0	—	ns
20	Row Address Hold Time		t_{RAH}	10	—	10	—	12	—	15	—	ns
21	Column Address Set Up Time		t_{ASC}	0	—	0	—	0	—	0	—	ns
22	Column Address Hold Time		t_{CAH}	12	—	12	—	15	—	15	—	ns
23	\overline{RAS} to Column Address Delay Time	13	t_{RAD}	15	30	15	35	17	40	20	50	ns
24	Column Address to \overline{RAS} Lead Time		t_{RAL}	30	—	35	—	40	—	50	—	ns
25	Read Command Set Up Time		t_{RCS}	0	—	0	—	0	—	0	—	ns
26	Read Command Hold Time Referenced to \overline{RAS}	14	t_{RRH}	0	—	0	—	0	—	0	—	ns
27	Read Command Hold Time Referenced to \overline{CAS}	14	t_{RCH}	0	—	0	—	0	—	0	—	ns
28	Write Command Set Up Time	15	t_{WCS}	0	—	0	—	0	—	0	—	ns
29	Write Command Hold Time		t_{WCH}	10	—	10	—	12	—	15	—	ns
30	\overline{WE} Pulse Width		t_{WP}	10	—	10	—	12	—	15	—	ns
31	Write Command to \overline{RAS} Lead Time		t_{RWL}	15	—	15	—	20	—	25	—	ns
32	Write Command to \overline{CAS} Lead Time		t_{CWL}	12	—	12	—	15	—	20	—	ns
33	DIN Set Up Time		t_{DS}	0	—	0	—	0	—	0	—	ns
34	DIN Hold Time		t_{DH}	10	—	10	—	12	—	15	—	ns

2

AC CHARACTERISTICS (Continued)

(At recommended operating conditions unless otherwise noted.) Notes 3, 4, 5


No.	Parameter	Notes	Symbol	MB81C1001A-60		MB81C1001A-70		MB81C1001A-80		MB81C1001A-10		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
35	RAS to \overline{WE} Delay Time	15	t_{RWD}	60	—	70	—	80	—	100	—	ns
36	CAS to \overline{WE} Delay Time	15	t_{CWD}	15	—	20	—	20	—	25	—	ns
37	Column Address to \overline{WE} Delay Time	15	t_{AWD}	30	—	35	—	40	—	50	—	ns
38	RAS Precharge Time to \overline{CAS} Active Time (Refresh Cycles)		t_{RPC}	0	—	0	—	0	—	0	—	ns
39	\overline{CAS} Set Up Time for \overline{CAS} -before- \overline{RAS} Refresh		t_{CSR}	0	—	0	—	0	—	0	—	ns
40	\overline{CAS} Hold Time for \overline{CAS} -before- \overline{RAS} Refresh		t_{CHR}	10	—	10	—	12	—	15	—	ns
50	Nibble Mode Read/Write Cycle Time		t_{NC}	35	—	40	—	40	—	45	—	ns
51	Nibble Mode Read-Modify-Write Cycle Time		t_{NRWC}	52	—	60	—	60	—	70	—	ns
52	Access Time from \overline{CAS} Precharge	9,16	t_{NPA}	—	30	—	35	—	35	—	40	ns
53	Nibble Mode \overline{CAS} Precharge Time		t_{NCP}	10	—	10	—	10	—	10	—	ns

Notes:

- Referenced to VSS
- ICC depends on the output load conditions and cycle rates; The specified values are obtained with the output open. ICC depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. ICC1, ICC3 and ICC5 are specified at three time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. ICC4 is specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
- An Initial pause ($\overline{RAS} = \overline{CAS} = V_{IH}$) of 200 μ s is required after power-up followed by any eight \overline{RAS} -only cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight \overline{CAS} -before- \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
- AC characteristics assume $t_r = 5$ ns.
- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} (min) and V_{IL} (max).
- Assumes that $t_{ACD} \leq t_{ACD}(\max)$, $t_{RAD} \leq t_{RAD}(\max)$. If t_{ACD} is greater than the maximum recommended value shown in this table, t_{RAC} will be increased by the amount that t_{ACD} exceeds the value shown. Refer to Fig. 2 and 3.
- If $t_{ACD} \geq t_{ACD}(\max)$, $t_{RAD} \geq t_{RAD}(\max)$, and $t_{ASC} \geq t_{AA} - t_{CAC} - t_T$, access time is t_{CAC} .
- If $t_{RAD} \geq t_{RAD}(\max)$ and $t_{ASC} \leq t_{AA} - t_{CAC} - t_T$, access time is t_{AA} .
- Measured with a load equivalent to two TTL loads and 100 pF.
- t_{OFF} and t_{OEZ} is specified that output buffer change to high impedance state.
- Operation within the $t_{ACD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{ACD}(\max)$ is specified as a reference point only; if t_{ACD} is greater than the specified $t_{ACD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- $t_{ACD}(\min) = t_{RAH}(\min) + 2t_T + t_{ASC}(\min)$.
- Operation within the $t_{RAD}(\max)$ limit ensures that $t_{RAC}(\max)$ can be met. $t_{RAD}(\max)$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, access time is controlled exclusively by t_{CAC} or t_{AA} .
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are not a restrictive operating parameter. They are included in the data sheet as an electrical characteristic only. If $t_{WCS} > t_{WCS}(\min)$, the cycle is an early write cycle and Dout pin will maintain high impedance state throughout the entire cycle. If $t_{CWD} > t_{CWD}(\min)$, $t_{RWD} > t_{RWD}(\min)$, and $t_{AWD} > t_{AWD}(\min)$, the cycle is a read modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying t_{HWL} , t_{CWL} , and t_{RAL} specifications.
- t_{NPA} is access time from the selection of a new column address (that is caused by changing \overline{CAS} from "L" to "H"). Therefore, if t_{NCP} is long, t_{NPA} is longer than $t_{NPA}(\max)$.
- Assumes that \overline{CAS} -before- \overline{RAS} refresh, \overline{CAS} -before- \overline{RAS} refresh counter test cycle only.

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10

2



FUNCTIONAL TRUTH TABLE

Operation Mode	Clock Input			Address Input		Data		Refresh	Note
	RAS	CAS	WE	Row	Column	Input	Output		
Standby	H	H	X	—	—	—	High-Z	—	
Read Cycle	L	L	H	Valid	Valid	—	Valid	Yes *1	$t_{RCS} \geq t_{RCS}(\text{min})$
Write Cycle (Early Write)	L	L	L	Valid	Valid	Valid	High-Z	Yes *1	$t_{WCS} \geq t_{WCS}(\text{min})$
Read-Modify-Write Cycle	L	L	H → L	Valid	Valid	X → Valid	Valid	Yes *1	$t_{CWD} \geq t_{CWD}(\text{min})$
RAS-only Refresh Cycle	L	H	X	Valid	—	—	High-Z	Yes	
CAS-before-RAS Refresh Cycle	L	L	X	—	—	—	High-Z	Yes	$t_{CSR} \geq t_{CSR}(\text{min})$
Hidden Refresh Cycle	H → L	L	X	—	—	—	Valid	Yes	Previous data is kept


Notes:

X: "H" or "L"

*1: It is impossible in Nibble Mode.

Fig. 4 - READ CYCLE


2



DESCRIPTION

The read cycle is executed by keeping both \overline{RAS} and \overline{CAS} "L" and keeping \overline{WE} "H" throughout the cycle. The row and column addresses are latched with \overline{RAS} and \overline{CAS} , respectively. The data output remains valid with \overline{CAS} "L", i.e., if \overline{CAS} goes "H", the data becomes invalid after t_{OH} is satisfied. The access time is determined by \overline{RAS} (t_{RAC}), \overline{CAS} (t_{CAC}), or Column address input (t_{AA}). If t_{RCD} (\overline{RAS} to \overline{CAS} delay time) is greater than the specification, the access time is t_{AA} .

Fig. 6 - READ WRITE/READ-MODIFY-WRITE CYCLE




2

DESCRIPTION

The read-modify-write cycle is executed by changing \overline{WE} from "H" to "L" after the data appears on the DOUT pin. After the current data is read out, modified data can be rewritten into the same address quickly.


Fig. 8 - NIBBLE MODE WRITE CYCLE (Early Write)

2



■ "H" or "L"

Fig. 10 - $\overline{\text{RAS}}$ -ONLY REFRESH CYCLE
 NOTE: A9, $\overline{\text{WE}}$, DIN = "H" or "L"




DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 512 row addresses every 8.2-milliseconds. Three refresh modes are available: $\overline{\text{RAS}}$ -only refresh, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, and hidden refresh.

$\overline{\text{RAS}}$ -only refresh is performed by keeping $\overline{\text{RAS}}$ Low and $\overline{\text{CAS}}$ High throughout the cycle; the row address to be refreshed is latched on the falling edge of $\overline{\text{RAS}}$. During $\overline{\text{RAS}}$ -only refresh, D_{OUT} pin is kept in a high-impedance state.


Fig. 11 - $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH CYCLE
 NOTE: A0 to A9, $\overline{\text{WE}}$, DIN = "H" or "L"



DESCRIPTION

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If $\overline{\text{CAS}}$ is held Low for the specified setup time (t_{CSR}) before $\overline{\text{RAS}}$ goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation.

Fig. 13 - $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH COUNTER TEST CYCLE



DESCRIPTION

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method to verify the functionality of $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh circuitry. If, after a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{CAS}}$ makes a transition from High to Low while $\overline{\text{RAS}}$ is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A0 through A9 are defined by the on-chip refresh counter. The bit A9 is set high internally.

Column Address: Bits A0 through A9 are defined by latching levels on A0-A9 at the second falling edge of $\overline{\text{CAS}}$.

The $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Counter Test procedure is as follows :

- 1) Initialize the internal refresh address counter by using 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 512 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test (read-modify-write cycles). Repeat this procedure 512 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 512 memory locations.
- 6) Complement test pattern and repeat procedures 3), 4), and 5).

(At recommended operating conditions unless otherwise noted.)

No.	Parameter	Symbol	MB81C1001A-60		MB81C1001A-70		MB81C1001A-80		MB81C1001A-10		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
90	Access Time from CAS	t_{FCAC}	—	40	—	45	—	50	—	60	ns
91	CAS to $\overline{\text{WE}}$ Delay Time	t_{FCWD}	40	—	45	—	50	—	60	—	ns



Note . Assumes that $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle only.

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10

PACKAGE DIMENSIONS

(Suffix: -P)

18-LEAD PLASTIC DUAL IN-LINE PACKAGE
 (CASE No.: DIP-18P-M04)



© 1988 FUJITSU LIMITED D18015S-4C


Dimensions in
 inches (millimeters)

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10

PACKAGE DIMENSIONS (Continued)

(Suffix: -C)

18-LEAD CERAMIC (METAL SEAL) DUAL IN-LINE PACKAGE (CASE No.: DIP-18C-A02)



© 1989 FUJITSU LIMITED D18018S-1C

Dimensions in inches (millimeters).


2

MB81C1001A-60
MB81C1001A-70
MB81C1001A-80
MB81C1001A-10

PACKAGE DIMENSIONS (Continued)

(Suffix: -PJ)

26-LEAD PLASTIC LEADED CHIP CARRIER (SOJ-26) (CASE No.: LCC-26P-M04)



NOTE: 1. *: This dimension includes resin protrusion. (Each side: $006(0.15)$ MAX)

2. Although this package has 20 leads only, its pin positions are the same as that of 26-lead package.

3. Dimensions in inches (millimeters)

© 1990 FUJITSU LIMITED C26054S-1C


2

MB81C1001A-60
MB81C1001A-70
MB81C1001A-80
MB81C1001A-10

PACKAGE DIMENSIONS (Continued)

(Suffix: -PSZ)

20-LEAD PLASTIC ZIGZAG-IN-LINE PACKAGE (CASE No.: ZIP-20P-M02)



© 1989 FUJITSU LIMITED Z20002S-4C

Dimensions in
inches (millimeters)




2

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10

PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTN)

24-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-24P-M04)



© 1990 FUJITSU LIMITED F24020S-2C

Dimensions in
 inches (millimeters)




2

MB81C1001A-60
 MB81C1001A-70
 MB81C1001A-80
 MB81C1001A-10

PACKAGE DIMENSIONS (Continued)

(Suffix: -PFTR)

24-LEAD PLASTIC FLAT PACKAGE (CASE No.: FPT-24P-M05)



© 1990 FUJITSU LIMITED F24D21S-2C

Dimensions in
 inches (millimeters)

2

