


MB6051A/6052A/6055A/6056A PCM CODEC


SINGLE CHIP CODEC WITH FILTERS

The Fujitsu CMOS MB6050A Series consists of both μ -law and A-law single-chip codec/filter IC's for either synchronous-only or sync/async operation. These monolithic single-channel voice frequency codecs incorporate both transmit and receive circuitry that is used for PCM (pulse coded modulation) systems.

- Transmit High-pass and Low-pass Filters
- Receive Low-pass Filter with SinX/X Correction
- Anti-aliasing Filter
- Conforms to CCITT and AT&T Specifications
- Synchronous and Asynchronous Operation: MB6051A, MB6052A
- Synchronous Operation: MB6055A, MB6056A
- Serial Data Rates of 64 kHz to 3.152 MHz
- PLL Circuit as Internal Clock Generator
- Internal Voltage Reference
- Internal Auto-zero Circuit
- TTL Compatible Digital Interface
- Input Gain Adjust Amplifier
- Pin Selectable on-chip Analog Loopback
- μ -Law : MB6051A, MB6055A
- A-Law : MB6052A, MB6056A
- Package
16-pin Plastic DIP Package (Suffix: -P)



5





ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Pin MB6051A MB6052A	Pin MB6055A MB6056A	Value		Unit
				Min	Max	
Positive Supply Voltage	+VS	7	7	-0.3	7	V
Negative Supply Voltage	-VS	16	16	-7	0.3	V
Analog Input Voltage	V _{AIN}	1	1	-VS-0.3	+VS+0.3	V
Digital Input Voltage	V _{DIN1}	8, 9, 10 11, 12	9, 10 11	-0.3	+VS+0.3	V
Digital Input Voltage	V _{DIN2}	6, 14	6, 14	-VS-0.3	+VS+0.3	V
Storage Temperature	T _{STG}			-55	150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

5



FUNCTIONAL DESCRIPTION

The simplified block diagram of the MB6051A and MB6052A is shown in Figure 1, and the block diagram for the MB6055A and MB6056A is shown in Figure 2. The transmit section (upper half) is composed of an input gain amplifier, an anti-aliasing filter (ANTI-ALIAS), a band-pass filter (COS, LPF and HPF), and a compressing coder (CODER). An auto-zero circuit (AZ) is also included in this section. The receive section (lower half) is composed of an expanding decoder (DECODER) and a low-pass filter (LPF).

TRANSMIT SECTION

Analog signals are input to an operational amplifier to provide gain adjustment. This amplifier is followed by a 2nd order analog anti-aliasing filter (ANTI-ALIAS). This filter provides attenuation of 40 dB (typical) at the 256 kHz effective clock frequency of the following switched capacitor cosine filter (COS). From the cosine filter, the signals enter a 5th order low-pass filter (LPF) clocked at 128 kHz, followed by a 3rd order high-pass filter (HPF) clocked at 8 kHz. The resulting band-pass characteristics meet both the D3/D4 specification and the CCITT G.712 recommendation. The output of the high-pass filter is then sampled by the coder (CODEC) at 8 kHz. This coder transforms the analog signals into 8-bit words using compressing law. The encoded PCM data is then output serially from the OUTPUT REGISTER at a frequency determined by the external clock, 64 kHz to 3.152 MHz. An auto-zero circuit (AZ) is utilized for DC offset correction.

RECEIVE SECTION

This filter smooths the decoded signals and corrects for SinX/X attenuation caused by the 8 kHz sample and hold operation. The decoder (DECODER) reconstructs the analog signals from the PCM data using expanding law. The decoder is followed by a 5th order low pass filter (LPF). This filter smooths the decoded signals and corrects them for the SinX/X attenuation due to the 8 kHz sampling and holding operation.

INTERNAL CLOCK

(MB6051A, MB6052A)

Two independent phase locked loops (PLL) generate internal clocks for the transmit and receive sections from the respective synchronization clocks (XSYNC and RSYNC).

(MB6055A, MB6056A)

The phase locked loop (PLL) generates internal clocks for the transmit and receive sections from the synchronization clock (SYNC).

ANALOG LOOPBACK MODE

The analog loopback mode allows all decoding and coding functions to be exercised without using the analog input (AIN) and analog output (AOUT). In this mode, a digital input signal is decoded and internally routed to the transmit filters.

The output is available from the digital output (DOUT). The analog output (AOUT) is forced to the analog ground (AG) level. The analog loopback mode is selected by connecting the PD/L input to the negative supply voltage (-VS).

POWER DOWN MODE

(MB6051A, MB6052A)

Two power down modes are provided. The transmit and receive sections independently go into power down operation in the absence of the respective synchronization clock (XSYNC and RSYNC). If the external power down input (PD/L) is connected to a TTL low level, both the transmit and receive section are powered down regardless of the synchronization clocks. During power down operation, AOUT is forced to the level of AG, and DOUT goes into a high-impedance state.

(MB6055A, MB6056A)

Two power down modes are provided. The device enters power down mode when the synchronization clock (SYNC) is stopped. Also, when the external power down input (PD/L) is forced to a TTL low level, power down mode is initiated regardless of the state of the SYNC clock. During power down mode, AOUT is forced to the level of AG, and DOUT goes into a high impedance state.

TEST MODE

If TEST pin is connected to -VS, test mode allows independent evaluation of the coder and decoder. In this mode, AIN is internally connected to the input of the coder and its output is available on the DOUT pin. Also, the output of the decoder is made available on pin AOUT.

PIN DESCRIPTION

MB6051A, MB6052A		MB6055A, MB6056A		Description
Pin Name	Pin No.	Pin Name	Pin No.	
AIN	1	AIN	1	Analog Input This is an input pin for analog signals to be filtered and coded.
GA1 GA2	2 3	GA1 GA2	2 3	Gain Adjust 1 Gain Adjust 2 These pins are provided for adjusting the gain of transmit section. GA1 and GA2 are the inverting input and output of the amplifier, respectively. GA2 can drive a load impedance of 10 k Ω or more and 50 pF or less.
AG	4	AG	4	Analog Ground All analog signals are referenced to this pin.
AOUT	5	AOUT	5	Analog Output This pin outputs the decoded and filtered analog signals. It can drive a load impedance of 600 Ω or greater, and 100 pF or less. This output is forced to AG level in the analog loopback mode and power down mode.
TEST	6	TEST	6	TEST If this pin is at the TTL low level or left open, normal operation mode is selected. If this pin is connected to -VS, the test mode is selected. In this mode, AIN is internally connected to the input of the coder and its output is available on the DOUT pin. Also the output of the decoder is directly available on the AOUT pin. Apply voltage should not exceed 2.0V.
+VS	7	+VS	7	Positive Voltage Supply, +5V \pm 5%
DIN	8	-	-	Digital Input This is a TTL compatible input to the decoder and accepts an eight-bit data word into the shift register on the falling edge of RCLK.
-	-	NC	8	No internal connection
RCLK	9	-	-	Receive Clock This TTL compatible input defines the bit rate on the receive PCM highway. The device can operate with clock rates of 64 kHz to 3.152 MHz. The digital PCM codes are accepted on the falling edge of the clock.
-	-	DIN	9	Digital Input This is a TTL compatible input to the decoder and accepts an eight-bit data word into the shift register on the falling edge of CLK.
XCLK	10	-	-	Transmit Clock This TTL compatible input defines the bit rate on the transmit PCM highway. The device can operate with bit rates of 64 kHz to 3.152 MHz. The digital PCM codes are shifted out of the digital output (DOUT) pin on the rising edge of the XCLK.

PIN DESCRIPTION(Cont'd)

MB6051A, MB6052A		MB6055A, MB6056A		Description
Pin Name	Pin No.	Pin Name	Pin No.	
--	--	CLK	10	<p>Bit Clock This TTL compatible input defines the bit rate on the PCM highway. The device can operate with bit rates of 64 kHz to 3.152 MHz. The digital PCM codes are shifted out of the digital output (DOUT) pin on the rising edge of the clock and shifted into the digital input (DIN) pin on the falling edge.</p>
RSYNC	11	--	--	<p>Receive Synchronization Clock This TTL compatible input defines the beginning of the receive timeslot on the receive PCM highway. It must be synchronized with RCLK. The clock rate is typically 8 kHz and its duration can be equal to or more than one RCLK cycle.</p>
--	--	SYNC	11	<p>Synchronization Clock This TTL compatible input defines the beginning of the transmit and receive timeslot on the PCM highway. It must be synchronized with CLK. The clock rate is typically 8 kHz and its duration can be equal to or more than one CLK cycle.</p>
XSYNC	12	--	--	<p>Transmit Synchronization Clock This TTL compatible input defines the beginning of the transmit timeslot on the transmit PCM highway. It must be synchronized with XCLK. The clock rate is typically 8 kHz and its duration can be equal to or more than one XCLK cycle.</p>
--	--	NC	12	No Internal Connection
DG	13	DG	13	<p>Digital Ground All digital signals are reference to this pin.</p>
PD/L	14	PD/L	14	<p>Power Down/Analog Loopback This three level input is provided for the selection of power down mode or analog loopback mode. If this pin is at the TTL high level, the normal operation is selected. If this pin is at the TTL low level, the device is powered down regardless of the synchronization clocks. If this pin is connected to -VS, the analog loopback mode is selected. In this mode, the output of the receive filter is internally connected to the input of the transmit filter and AOUT is forced to AG level.</p>
DOUT	15	DOUT	15	<p>Digital Output This is a TTL compatible open-drain output. A pull-up resistor greater than 0.5 kΩ must be connected to +VS. PCM digital codes are shifted out of the device on the rising edges of XCLK in a serial format. This output goes into high-impedance state when eight bits are shifted out of the output shift register.</p>
-VS	16	-VS	16	Negative Voltage Supply, -5 V \pm 5%

RECOMMENDED OPERATING CONDITIONS

Rating	Pin	Symbol	Value			Unit
			Min	Typ	Max	
Positive Supply Voltage	7	+VS	+4.75	+5.0	+5.25	V
Negative Supply Voltage	16	-VS	-5.25	-5.0	-4.75	V
Digital Output Load Resistance	15	R _{DL}	0.5			kΩ
Digital Output Load Capacitance	15	C _{DL}			144	pF
Analog Output Load Resistance	5	R _L	600			Ω
Analog Output Load Capacitance	5	C _L			100	pF
Operating Temperature		T _{OP}	0	25	70	°C

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions	Pin MB6051A MB6052A	Pin MB6055A MB6056A	Symbol	Value			Unit
					Min	Typ	Max	
Positive Supply Current	Operating	7	7	+I _{VS}		7.0	10.0	mA
Negative Supply Current	Operating	16	16	-I _{VS}	-10.0	-5.0		mA
Positive Supply Current Power Down Mode	XSYNC=RSYNC=VIL SYNC=VIL	7	7	+I _{VSS}		1.0	2.0	mA
	PD/L=VIL					0.3	1.0	mA
Negative Supply Current Power Down Mode	XSYNC=RSYNC=VIL SYNC=VIL	16	16	-I _{VSS}	-0.5	-0.1		mA
	PD/L=VIL				-0.5	-0.1		mA

DC CHARACTERISTICS(Cont'd)

Parameter	Conditions	Pin MB6051A/52A	Pin MB6055A/56A	Symbol	Value			Unit
					Min	Typ	Max	
Digital Input High Voltage		8, 9, 10 11, 12, 14	9, 10 11, 14	V_{IH}	2.0		+VS	V
Digital Input Low Voltage		8, 9, 10 11, 12, 14	9, 10 11, 14	V_{IL}	0		0.8	V
Digital Input High Current		8, 9, 10 11, 12, 14	9, 10 11, 14	I_{IH}			10	μA
Digital Input Low Current		8, 9, 10 11, 12, 14	9, 10 11, 14	I_{IL}	-10			μA
Digital Input Capacitance		8, 9, 10 11, 12, 14	9, 14	C_{DIN1}			10	pF
Digital Input Capacitance		—	10, 11	C_{DIN2}			20	pF
Digital Output Low Voltage	$R_{DL} = 0.5\text{ k}\Omega$ $+ I_{OL} = 0.4\text{ mA}$	15	15	V_{OL1}			0.4	V
Digital Output Leakage Current		15	15	I_{LO}			10	μA
Digital Output Capacitance		15	15	C_{DOUT}			12	pF
Analog Input Offset Voltage		1	1	A_{INOFF}	-200	0	200	mV
Analog Input Resistance		1	1	R_{AIN}	300			k Ω
Analog Input Capacitance		1	1	C_{AIN}			10	pF
Analog Output Offset Voltage		5	5	A_{OUTOFF}	-150		150	mV
Analog Output Resistance		5	5	R_{AOUT}		1		Ω
Pull Down Current	$V_{IH} = +2.0V$	6	6	I_{PLD}	0		80	μA

AC CHARACTERISTICS (MB6051A, MB6052A)

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions	Pin	Symbol	Value			Unit
				Min	Typ	Max	
Digital Input Rise Time	0.8V → 2.0V	8, 9, 10 11, 12	t_r			50	ns
Digital Input Fall Time	2.0V → 0.8V	8, 9, 10 11, 12	t_f			50	ns
Shift Clock Frequency		9, 10	F_c	64		3152	kHz
Shift Clock High Width	$V_{IH} = 2.0V$	9, 10	t_{WCH}	140			ns
Shift Clock Low Width	$V_{IL} = 0.8V$	9, 10	t_{WCL}	140			ns
Synchronization Frequency		11, 12	F_s		8		kHz
Synchronization High Width	$V_{IH} = 2.0V$	11, 12	t_{WSH}	$1/F_c$ (F_c : MHz)		117	μs
XSYNC to XCLK Delay		10, 12	t_{SX}	100			ns
XCLK to XSYNC Delay		10, 12	t_{XS}	50			ns
RSYNC to RCLK Delay		9, 11	t_{SR}	100			ns
RCLK to RSYNC Delay		9, 11	t_{RS}	50			ns
RCLK to DIN Delay		8, 9	t_{RD}	50			ns
DIN to RCLK Delay		8, 9	t_{DR}	50			ns
XCLK or XSYNC to DOUT Delay	Note 1 BIT1	10, 12, 15	t_{zD}	30		200	ns
XCLK to DOUT Delay	Note 1 BIT2-8	10, 15	t_{xD}	30		200	ns
XCLK to DOUT Disable Time	High-Z	10, 15	t_{DZ}	30		200	ns
DOUT Fall Time		15	t_{DF}	10		100	ns

Note 1: DOUT Load Conditions: $R_{DL} = 0.5\text{ k}\Omega$, $C_{DL} = 144\text{ pF}$, $+I_{OL} = 0.4\text{ mA}$

AC CHARACTERISTICS (MB6055A, MB6056A)

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions	Pin	Symbol	Value			Unit
				Min	Typ	Max	
Digital Input Rise Time	0.8V → 2.0V	9, 10, 11	t_r			50	ns
Digital Input Fall Time	2.0V → 0.8V	9, 10, 11	t_f			50	ns
Shift Clock Frequency		10	F_c	64		3152	kHz
Shift Clock High Width	$V_{IH} = 2.0V$	10	t_{WCH}	140			ns
Shift Clock Low Width	$V_{IL} = 0.8V$	10	t_{WCL}	140			ns
Synchronization Frequency		11	F_s		8		kHz
Synchronization High Width	$V_{IH} = 2.0V$	11	t_{WSH}	$1/F_c$ (F_c : MHz)		117	μs
SYNC to CLK Delay		10, 11	t_{SC}	100			ns
CLK to SYNC Delay		10, 11	t_{CS}	50			ns
CLK to DIN Delay		9, 10	t_{CI}	50			ns
DIN to CLK Delay		9, 10	t_{IC}	50			ns
SYNC to DOUT Delay	Note 1 BIT1	10, 11, 15	t_{zD}	30		200	ns
CLK or SYNC to DOUT Delay	Note 1 BIT2-8	10, 15	t_{CO}	30		200	ns
CLK to DOUT Disable Time	Note 1	10, 15	t_{DZ}	30		200	ns
DOUT Fall Time	Note 1	15	t_{Df}	10		100	ns

Note 1: DOUT Load Conditions: $R_{DL} = 0.5\text{ k}\Omega$, $C_{DL} = 144\text{ pF}$, $+I_{OL} = 0.4\text{ mA}$

Fig. 3 - MB6051A, MB6052A TIMING DIAGRAM





Fig. 4 - MB6055A, MB6056A TIMING DIAGRAM



TRANSMISSION CHARACTERISTICS OF μ -LAW (MB6051A, MB6055A)

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions		Symbol	Value			Unit
				Min	Typ	Max	
Signal to Distortion (A to A)	1020Hz tone (C Message)	+3 to -30dBm0 -40dBm0 -45dBm0	SDA	35.0 30.0 25.0			dB dB dB
Signal to Distortion (A to D)	1020Hz tone (C Message)	+3 to -30dBm0 -40dBm0 -45dBm0	SDX	36.0 31.0 26.0			dB dB dB
Signal to Distortion (D to A)	1020Hz tone (C Message)	+3 to -30dBm0 -40dBm0 -45dBm0	SDR	36.0 31.0 26.0			dB dB dB
Gain Tracking (A to A)	1020Hz tone	+3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0	GTA	-0.4 -0.8 -2.0		0.4 0.8 2.0	dB dB dB
Gain Tracking (A to D)	1020Hz tone	+3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0	GTX	-0.2 -0.4 -0.8		0.2 0.4 0.8	dB dB dB
Gain Tracking (D to A)	1020Hz tone	+3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0	GTR	-0.2 -0.4 -0.8		0.2 0.4 0.8	dB dB dB
Frequency Response (A to A)		0 – 60Hz 60 – 300Hz 300 – 3000Hz 3000 – 3400Hz 3400 – 4600Hz 4.6 – 12kHz Relative to 0dBm0, 820Hz	FRA	24.0 -0.2 -0.2 -0.2 Note 1 64.0		0.3 1.6	dB dB dB dB dB dB
Frequency Response (A to D)		0 – 60Hz 60 – 300Hz 300 – 3000Hz 3000 – 3400Hz 3400 – 4600Hz 4.6 – 12kHz Relative to 0dBm0, 820Hz	FRX	24.0 -0.1 -0.1 -0.1 Note 2 32.0		0.15 0.8	dB dB dB dB dB dB
Frequency Response (D to A)		0 – 300Hz 300 – 3000Hz 3000 – 3400Hz 3400 – 4600Hz 4.6 – 12kHz Relative to 0dBm0, 820Hz	FRR	-0.1 -0.1 -0.1 Note 2 32.0		0.15 0.8	dB dB dB dB dB

Note 1: $29 \left(1 - \sin \frac{\pi(4000 - f)}{1200}\right)$

Note 2: $14.5 \left(1 - \sin \frac{\pi(4000 - f)}{1200}\right)$

5

TRANSMISSION CHARACTERISTICS OF μ -LAW (MB6051A, MB6055A) (Cont'd)

Parameter	Conditions	Symbol	Value			Unit
			Min	Typ	Max	
Idle Channel Noise (A to A)	C Message	ICNA		-80	-72.0	dBm0c
Idle Channel Noise (A to D)	C Message	ICNX		-83	-74.0	dBm0c
Idle Channel Noise (D to A)	C Message	ICNR		-83	-78.0	dBm0c
Crosstalk (A to A)	1020Hz, 0dBm0	CTA			-66	dB
Crosstalk (D to D)	1020Hz, 0dBm0	CTD			-66	dB
Absolute Level	Overload Level 3.17dBm0	VABS		2.500		Vop
Analog Input Level	1020Hz, 0dBm0 $\pm VS = \pm 5.0V, T_A = 25^\circ C$	AIL		1.227		Vrms
Analog Output Level	1020Hz, 0dBm0 $\pm VS = \pm 5.0V, T_A = 25^\circ C$	AOL	1.206	1.227	1.248	Vrms
Gain Accuracy (A to A)	1020Hz, 0dBm0 Internal VREF $\pm VS = \pm 5.0V, T_A = 25^\circ C$	GAA	-0.5	0	+0.5	dB
			-0.3	0	+0.3	dB
Gain Accuracy (A to D)	1020Hz, 0dBm0 Internal VREF $\pm VS = \pm 5.0V, T_A = 25^\circ C$ Variation with Power Supply Variation with Temperature	GAX	-0.25	0	+0.25	dB
			-0.15	0	+0.15	dB
				± 0.02		dB
				± 0.001		dB/ $^\circ C$
Gain Accuracy (D to A)	1020Hz, 0dBm0 Internal VREF $\pm VS = \pm 5.0V, T_A = 25^\circ C$ Variation with Power Supply Variation with Temperature	GAR	-0.25	0	+0.25	dB
			-0.15	0	+0.15	dB
				± 0.02		dB
				± 0.001		dB/ $^\circ C$
Propagation Delay (A to A)	FC $\geq 1544kHz$	PDA			540	μs

5

TRANSMISSION CHARACTERISTICS OF μ -LAW (MB6051A, MB6055A) (Cont'd)

Parameter	Conditions	Symbol	Value			Unit
			Min	Typ	Max	
Delay to Distortion (A to A)	500 – 600Hz	DDA			1.5	ms
	600 – 1000Hz				0.75	ms
	1000 – 2600Hz				0.25	ms
	2600 – 2800Hz				1.5	ms
	1020Hz, 0dBm0 Relative to Minimum Delay					
PSRR (+VS) (A to A)	0 < f ≤ 50kHz Idle Channel Noise (C Message) +VS +50mVop AIN = AG	PSRRA+	25	30		dB
PSRR (-VS) (A to A)	0 < f ≤ 50kHz Idle Channel Noise (C Message) -VS +50mVop AIN = AG	PSRRA-	35	40		dB
Intermoduration (A to A)	AIN a. 0.47kHz, -10dBm0 b. 0.32kHz, -10dBm0 AOUT (2a-b)	IMA1			-38	dB
Intermoduration (A to A)	AIN a. 1.02kHz, -9dBm0 b. 0.05kHz, -23dBm0 AOUT (a-b)	IMA2			-52	dBm0
Signal Frequency Noise (A to A)	0 – 4kHz 4 – 200kHz AIN = AG	SFNA			-70 -50	dBm0 dBm0
Discrimination (A to A)	AIN = 0dBm0 4.6 – 200kHz	DISA	30			dB
In Band Spurious (A to A)	2nd, 3rd Harmonic AIN = 0dBm0, 700–1100Hz	IBSA	43			dB

5

TRANSMISSION CHARACTERISTICS OF A-LAW (MB6052A, MB6056A)

(Recommended operating conditions unless otherwise noted.)

Parameter	Conditions		Symbol	Value			Unit
				Min	Typ	Max	
Signal to Distortion (A to A)	CCITT G.712 Method 2 1020Hz tone P Message	+3 to -30dBm0 -40dBm0 -45dBm0	SDA	35.0 30.0 25.0			dB dB dB
	CCITT G.712 Method 1	-3dBm0 -6 to -27dBm0 -34dBm0 -40dBm0 -55dBm0		28.0 35.5 33.5 28.5 13.5			dB dB dB dB dB
Signal to Distortion (A to D)	CCITT G.712 Method 2 1020Hz tone P Message	+3 to -30dBm0 -40dBm0 -45dBm0	SDX	36.0 31.0 26.0			dB dB dB
	CCITT G.712 Method 1	-3dBm0 -6 to -27dBm0 -34dBm0 -40dBm0 -55dBm0		30.0 36.0 34.0 29.5 14.5			dB dB dB dB dB
Signal to Distortion (D to A)	CCITT G.712 Method 2 1020Hz tone P Message	+3 to -30dBm0 -40dBm0 -45dBm0	SDR	36.0 31.0 26.0			dB dB dB
	CCITT G.712 Method 1	-3dBm0 -6 to -27dBm0 -34dBm0 -40dBm0 -55dBm0		30.0 36.0 34.0 29.5 14.5			dB dB dB dB dB

5

TRANSMISSION CHARACTERISTICS OF A-LAW(MB6052A, MB6056A)(Cont'd)

Parameter	Conditions		Symbol	Value			Unit
				Min	Typ	Max	
Gain Tracking (A to A)	CCITT G.712 Method 2 1020Hz tone	+3 to -40dBm0	GTA	-0.4		0.4	dB
		-40 to -50dBm0		-0.8		0.8	dB
		-50 to -55dBm0		-2.0		2.0	dB
	CCITT G.712 Method 1	-10 to -55dBm0		-0.5		0.5	dB
		-55 to -60dBm0		-1.0		1.0	dB
Gain Tracking (A to D)	CCITT G.712 Method 2 1020Hz tone	+3 to -40dBm0	GTX	-0.2		0.2	dB
		-40 to -50dBm0		-0.4		0.4	dB
		-50 to -55dBm0		-0.8		0.8	dB
	CCITT G.712 Method 1	-10 to -50dBm0		-0.25		0.25	dB
		-50 to -55dBm0		-0.4		0.4	dB
		-55 to -60dBm0		-0.8		0.8	dB
Gain Tracking (D to A)	CCITT G.712 Method 2 1020Hz tone	+3 to -40dBm0	GTR	-0.2		0.2	dB
		-40 to -50dBm0		-0.4		0.4	dB
		-50 to -55dBm0		-0.8		0.8	dB
	CCITT G.712 Method 1	-10 to -50dBm0		-0.25		0.25	dB
		-50 to -55dBm0		-0.4		0.4	dB
		-55 to -60dBm0		-0.8		0.8	dB
Frequency Response (A to A)	0 - 60Hz		FRA	24.0			dB
	60 - 300Hz			-0.2			dB
	300 - 3000Hz			-0.2		0.3	dB
	3000 - 3400Hz			-0.2			dB
	3400 - 4600Hz			Note 1			dB
	4.6 - 12kHz			64.0			dB
Relative to 0dBm0, 820Hz							
* Frequency Response (A to D)	0 - 60Hz		FRX	24.0			dB
	60 - 300Hz			-0.1			dB
	300 - 3000Hz			-0.1		0.15	dB
	3000 - 3400Hz			-0.1		0.8	dB
	3400 - 4600Hz			Note 2			dB
	4.6 - 12kHz			32.0			dB
Relative to 0dBm0, 820Hz							
Frequency Response (D to A)	0 - 300Hz		FRR	-0.1			dB
	300 - 3000Hz			-0.1			dB
	3000 - 3400Hz			-0.1		0.15	dB
	3400 - 4600Hz			Note 2		0.8	dB
	4.6 - 12kHz			32.0			dB
	Relative to 0dBm0, 820Hz						

Note 1: $29 \left(1 - \sin \frac{\pi(4000 - f)}{1200}\right)$

Note 2: $14.5 \left(1 - \sin \frac{\pi(4000 - f)}{1200}\right)$

TRANSMISSION CHARACTERISTICS OF A-LAW (MB6052A, MB6056A) (Cont'd)

Parameter	Conditions	Symbol	Value			Unit
			Min	Typ	Max	
Idle Channel Noise (A to A)	P Message	ICNA		-80	-72.0	dBm0p
Idle Channel Noise (A to D)	P Message	ICNX		-83	-74.0	dBm0p
Idle Channel Noise (D to A)	P Message	ICNR		-83	-78.0	dBm0p
Crosstalk (A to A)	1020Hz, 0dBm0	CTA			-66	dB
Crosstalk (D to D)	1020Hz, 0dBm0	CTD			-66	dB
Absolute Level	Overload Level 3.14dBm0	VABS		2.500		Vop
Analog Input Level	1020Hz, 0dBm0 Internal VREF ±VS = ±5.0V, T _A = 25°C	AIL		1.231		Vrms
Analog Output Level	1020Hz, 0dBm0 Internal VREF ±VS = ±5.0V, T _A = 25°C	AOL	1.210	1.231	1.252	Vrms
Gain Accuracy (A to A)	1020Hz, 0dBm0 Internal VREF ±VS = ±5.0V, T _A = 25°C	GAA	-0.5	0	+0.5	dB
			-0.3	0	+0.3	dB
Gain Accuracy (A to D)	1020Hz, 0dBm0 Internal VREF ±VS = ±5.0V, T _A = 25°C Variation with Power Supply Variation with Temperature	GAX	-0.25	0	+0.25	dB
			-0.15	0	+0.15	dB
				±0.02		dB
				±0.001	dB/°C	
Gain Accuracy (D to A)	1020Hz, 0dBm0 Internal VREF ±VS = ±5.0V, T _A = 25°C Variation with Power Supply Variation with Temperature	GAR	-0.25	0	+0.25	dB
			-0.15	0	+0.15	dB
				±0.02		dB
				±0.001		dB/°C
Propagation Delay (A to A)	FC ≥ 1544kHz	PDA			540	μs

5


TRANSMISSION CHARACTERISTICS OF A-LAW (MB6052A, MB6056A) (Cont'd)

Parameter	Conditions	Symbol	Value			Unit
			Min	Typ	Max	
Delay to Distortion (A to A)	500 – 600Hz	DDA			1.5	ms
	600 – 1000Hz				0.75	ms
	1000 – 2600Hz				0.25	ms
	2600 – 2800Hz				1.5	ms
	1020Hz, 0dBm0 Relative to Minimum Delay					
PSRR (+VS) (A to A)	0 < f ≤ 50kHz Idle Channel Noise (P Message) +VS +50mVop AIN = AG	PSRRA+	25	30		dB
PSRR (-VS) (A to A)	0 < f ≤ 50kHz Idle Channel Noise (P Message) -VS +50mVop AIN = AG	PSRRA-	35	40		dB
Intermodulation (A to A)	AIN a. 0.47kHz, -10dBm0 b. 0.32kHz, -10dBm0 AOUT (2a-b)	IMA1			-38	dB
Intermodulation (A to A)	AIN a. 1.02kHz, -9dBm0 b. 0.05kHz, -23dBm0 AOUT (a-b)	IMA2			-52	dBm0
Single Frequency Noise (A to A)	0 – 4kHz 4kHz – 200kHz AIN = AG	SFNA			-70 -50	dBm0 dBm0
Discrimination (A to A)	AIN = 0dBm0 4.6kHz – 200kHz	DISA	30			dB
In Band Spurious (A to A)	2nd, 3rd Harmonic AIN = 0dBm0, 700 – 1100Hz	IBSA	43			dB

MB6051A
 MB6052A
 MB6055A
 MB6056A

PACKAGE DIMENSIONS

PLASTIC PACKAGE (Suffix: -P)



5