

## 54LS195A Shift Register

### 4-Bit Parallel Access Shift Register

Military Logic Products

### Product Specification

#### FEATURES

- Buffered clock and control inputs
- Shift right and parallel load capability
- J-K (D) inputs to first stage
- Complement output from last stage
- Asynchronous Master Reset

#### DESCRIPTION

The functional characteristics of the 54LS195A 4-bit Parallel Access Shift register are indicated in the Logic Diagram and Function Table. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial,

parallel, serial-to-parallel, or parallel-to-serial data transfers at very high speeds.

The 54LS195A operates on two primary modes: shift right ( $Q_0 \rightarrow Q_1$ ) and parallel load, which are controlled by the state of the Parallel Enable (PE) input.

Serial data enters the first flip-flop ( $Q_0$ ) via the J and K inputs when the PE input is High, and is shifted 1 bit in the direction  $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$  following each Low-to-High clock transition. The J and K inputs provide the flexibility of the JK type input for special applications and, by tying the two pins together, the simple D type input for general applications. The device

appears as four common clocked D flip-flops when the PE input is Low. After the Low-to-High clock transition, data on the parallel inputs ( $D_0 - D_3$ ) is transferred to the respective  $Q_0 - Q_3$  outputs.

Shift left operation ( $Q_3 \rightarrow Q_2$ ) can be achieved by tying the  $Q_n$  outputs to the  $D_{n-1}$  inputs and holding the PE input low.

#### ORDERING INFORMATION


DESCRIPTION	ORDER CODE
16-Pin Ceramic DIP	54LS195A/BEA
Ceramic Flat Pack	54LS195A/BFA
Ceramic LLCC	54LS195A/B2A

#### INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54LS
All	Inputs	1LSUL
All	Outputs	10LSUL

NOTE: Where a 54LS Unit Load (LSUL) is understood to be  $20\mu A$   $I_{IH}$  and  $-0.4mA$   $I_{IL}$ .

#### PIN CONFIGURATION



#### LOGIC SYMBOL



# Shift Register

# 54LS195A


All parallel and serial data transfers are synchronous, occurring after each Low-to-High clock transition. The 54LS195 utilizes edge-triggering, therefore, there is no restriction on the activity of the J, K, D<sub>n</sub>, and PE inputs

for logic operation, other than the setup and release time requirements.

A Low on the asynchronous Master Reset ( $\overline{MR}$ ) input sets all Q outputs Low, independent of any other input condition. The  $\overline{MR}$  on the 54LS195

is gated with the clock. Therefore, the Low-to-High  $\overline{MR}$  transition should only occur while the clock is Low to avoid false clocking on the 54LS195.

## LOGIC DIAGRAM



## MODE SELECT — FUNCTION TABLE

OPERATING MODES	INPUTS						OUTPUTS				
	$\overline{MR}$	CP	PE	J	K	D <sub>n</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	$\overline{Q}_3$
Asynchronous reset	L	X	X	X	X	X	L	L	L	L	H
Shift, set first stage	H	↑	h	h	h	X	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, reset first stage	H	↑	h	l	l	X	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, toggle first stage	H	↑	h	h	l	X	$\overline{q}_0$	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Shift, retain first stage	H	↑	h	l	h	X	q <sub>0</sub>	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	$\overline{q}_2$
Parallel load	H	↑	l	X	X	d <sub>n</sub>	d <sub>0</sub>	d <sub>1</sub>	d <sub>2</sub>	d <sub>3</sub>	$\overline{d}_3$

- H = High voltage level
- L = Low voltage level
- X = Don't care
- l = Low voltage level one setup time prior to the Low-to-High clock transition
- h = High voltage level one setup time prior to the Low-to-High clock transition
- d<sub>n</sub>(q<sub>n</sub>) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the Low-to-High clock transition
- ↑ = Low-to-High clock transition

## Shift Register

54LS195A

**ABSOLUTE MAXIMUM RATINGS** (Over operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	7.0	V
V <sub>I</sub>	Input voltage range	-0.5 to +7.0	V
I <sub>I</sub>	Input current range	-30 to +1	mA
V <sub>O</sub>	Voltage applied to output in High output state range	-0.5 to +V <sub>CC</sub>	V
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C

**RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
V <sub>IL</sub>	Low-level input voltage			+0.7	V
I <sub>IK</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-400	μA
I <sub>OL</sub>	Low-level output current			4	mA
T <sub>A</sub>	Operating free-air temperature range	-55		+125	°C

**DC ELECTRICAL CHARACTERISTICS** (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS <sup>1</sup>	LIMITS			UNIT
			Min	Typ <sup>2</sup>	Max	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OH</sub> = Max	2.5	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = Min, V <sub>IH</sub> = Min, V <sub>IL</sub> = Max, I <sub>OL</sub> = Max		0.25	0.4	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = I <sub>IK</sub>			-1.5	V
I <sub>IH2</sub>	Input current at maximum input voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 7.0V			0.1	mA
I <sub>IH1</sub>	High-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-0.4	mA
I <sub>OS</sub>	Short-circuit output current <sup>3</sup>	V <sub>CC</sub> = Max	-20		-100	mA
I <sub>CC</sub>	Supply current <sup>4</sup> (total)	V <sub>CC</sub> = Max		14	21	mA

**AC ELECTRICAL CHARACTERISTICS** T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V<sup>5</sup>

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			C <sub>L</sub> = 15pF		
			Min	Max	
f <sub>MAX</sub>	Maximum clock frequency	Waveform 1	30		MHz
t <sub>PLH</sub>	Propagation delay	Waveform 1		22	ns
t <sub>PHL</sub>	Clock to output			26	ns
t <sub>PHL</sub>	Propagation delay, $\overline{MR}$ to output	Waveform 2		30	ns

## Shift Register

54LS195A

AC SETUP REQUIREMENTS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
$t_W$	Clock pulse width	Waveform 1	16		ns
$t_W$	Master Reset pulse width	Waveform 2	12		ns
$t_s$	Setup time, J, K and data to clock	Waveform 3	15		ns
$t_h$	Hold time, J, K and data to clock	Waveform 3	0		ns
$t_s$	Setup time, PE to clock	Waveform 4	25		ns
$t_h$	Hold time, PE to clock	Waveform 4	0		ns
$t_{rec}$	Recovery time, MR to clock	Waveform 2	25		ns

AC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
$f_{MAX}$	Maximum clock frequency	Waveform 1	30		MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock to output	Waveform 1		27 31	ns ns
$t_{PHL}$	Propagation delay, MR to output	Waveform 2		35	ns

AC ELECTRICAL CHARACTERISTICS  $T_A = -55^\circ\text{C}$  and  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^5$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			$C_L = 50\text{pF}$		
			Min	Max	
$f_{MAX}$	Maximum clock frequency	Waveform 1	30		MHz
$t_{PLH}$ $t_{PHL}$	Propagation delay Clock to output	Waveform 1		35 40	ns ns
$t_{PHL}$	Propagation delay, MR to output	Waveform 2		46	ns

AC SETUP REQUIREMENTS  $T_A = -55^\circ\text{C}$  and  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}^5$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS		UNIT
			Min	Max	
$t_W$	Clock pulse width	Waveform 1	18		ns
$t_W$	Master Reset pulse width	Waveform 2	12		ns
$t_s$	Setup time, J, K and data to clock	Waveform 3	20		ns
$t_h$	Hold time, J, K and data to clock	Waveform 3	10		ns
$t_s$	Setup time, PE to clock	Waveform 4	25		ns
$t_h$	Hold time, PE to clock	Waveform 4	10		ns
$t_{rec}$	Recovery time, MR to clock	Waveform 2	25		ns


## NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table operating mode.
- All typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .
- Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.
- With all outputs open, PE grounded, and  $\geq 4.0\text{V}$  applied to the J, K, and Data inputs,  $I_{CC}$  is measured by applying a momentary ground, followed by  $\geq 4.0\text{V}$  to MR, and then a momentary ground, followed by  $\geq 4.0\text{V}$  to clock.
- These parameters are guaranteed, but not tested.


# Shift Register

## 54LS195A

### AC WAVEFORMS



### TEST CIRCUIT AND WAVEFORM



FAMILY	INPUT PULSE CHARACTERISTICS					
	$R_L$	$V_M$	Rep. Rate	$T_W$	$T_{TLH}$	$T_{THL}$
54LSXXX	2.0k $\Omega$	1.3V	1MHz	500ns	$\leq 15ns$	$\leq 6ns$

**DEFINITIONS:**

- $C_L$  = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of Pulse Generators.
- D = Diodes are 1N916, 1N3064, or equivalent.
- $V_X$  = Unlocked pins must be held at:  $\leq 0.8V$ ;  $\geq 2.7V$  or open per Function Table.