SGMS042E - MARCH 1992 - REVISED MARCH 1996

- Organization . . . 4194304 × 4
- Single 5-V Power Supply (10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	tr a c	tCAC	^t A A	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'416400-70	70 ns	18 ns	35 ns	130 ns
'4 1 6400-80	80 ns	20 ns	40 ns	150 ns
'416400-10	100 ns	25 ns	45 ns	180 ns


- Enhanced Page-Mode Operation for Faster Memory Access
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 4096 Cycles Refresh in 32 ms
- 3-State Unlatched Output
- Low Power Dissipation
- All Inputs, Outputs, and Clocks are TTL-Compatible
- Operating Free-Air Temperature Range
 55°C to 125°C

description


The SMJ416400 series is a set of high-speed 16777216-bit dynamic random-access memories (DRAMs), organized as 4194304 words of four bits each. The series employs enhanced performance implanted CMOS (EPIC™) technology for high performance, reliability, and low power.

These devices feature maximum RAS access times of 70 ns, 80 ns, and 100 ns. All inputs, outputs, and clocks are compatible with series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The SMJ416400 is offered in 450-mil 24/28-pin surface-mount small-outline leadless chip carrier (FNC suffix), 28-lead flatpack (HKB suffix), and 24-lead ZIP (SV suffix) packages. The packages are characterized for operation from -55°C to 125°C.



HKB PACKAGE (TOP VIEW)



PIN NOMENCLATURE						
A0-A11 Address Inputs						
CAS	Column-Address Strobe					
DQ1-DQ4	Data In/Data Out					
<u>NC</u>	No Internal Connection					
<u>OE</u>	Output Enable					
RAS	Row-Address Strobe					
\overline{w}	Write Enable					
$V_{\rm CC}$	5-V Supply					
V _{SS}	Ground					




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




SGMS042E - MARCH 1992 - REVISED MARCH 1996

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the FNC and HKB packages.

functional block diagram



‡Column address 10 and column address 11 are not used.



operation

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address and strobing random column addresses onto the chip. The time required to set up and strobe row addresses for the same page is eliminated. The maximum number of columns that can be addressed is determined by t_{RAS}, the maximum RAS low width.

The column-address buffers in this CMOS device are activated on the falling edge of \overline{RAS} . They act as a transparent or flow-through latch while \overline{CAS} is high. The falling edge of \overline{CAS} latches the addresses into these buffers and also serves as an output-enable. This feature allows the SMJ416400 to operate at a higher data bandwidth than conventional page-mode parts because retrieval begins as soon as the column address is valid, rather than when \overline{CAS} goes low. The performance improvement is referred to as enhanced page mode. A valid column address can be presented immediately after row-address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} maximum (access time from \overline{CAS} low) if t_{AA} maximum (access time from column address) and t_{OEA} have been satisfied. When the column address for the next cycle is valid at the time \overline{CAS} goes high, access time is determined by the later occurrence of t_{CPA} or t_{CAC} .

address (A0-A11)

Twenty-two address bits are required to decode one of 4194304 storage-cell locations. Twelve row-address bits are set on inputs A0 through A11 and latched onto the chip by the row-address strobe, \overline{RAS} . Ten column-address bits are set on A0 through A9 and latched onto the chip by the column-address strobe, \overline{CAS} . Row address A11 is required during a normal access and during \overline{RAS} -only refresh as the device requires 4096 refresh cycles. All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffer, as well as latching the address bits into the column-address buffer.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on \overline{W} selects the read mode and a logic low selects the write mode. \overline{W} can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle permitting a write operation that is independent of the state of \overline{OE} . This permits an early-write operation to be completed with \overline{OE} grounded.

data in/data out (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In the early-write cycle, \overline{W} is brought low prior to \overline{CAS} and data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} is already low; data is strobed in by \overline{W} with setup and hold times referenced to this signal.

The 3-state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two series 54 TTL loads. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle, the output becomes valid at the latest occurrence of t_{RAC} , t_{AA} , t_{CAC} , or t_{CPA} and remains valid while $\overline{\text{CAS}}$ is low. $\overline{\text{CAS}}$ going high returns it to the high-impedance state. In a delayed-write or read-modify-write cycle, the output does not change, but retains the state just read.

output enable (OE)

OE controls the impedance of the output buffers. When OE is high, the buffers remain in the high-impedance state. Bringing OE low during a normal cycle activates the output buffers, putting them in the low-impedance state. Both RAS and CAS must be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, the output buffers remain in this state until either OE or CAS is brought high.



SGMS042E - MARCH 1992 - REVISED MARCH 1996

refresh

A refresh operation must be performed at least once every 32 ms to retain data. This can be achieved by strobing each of the 4096 rows (A0–A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding \overline{CAS} at a high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh. Hidden refresh can be performed by holding \overline{CAS} at V_{IL} after a read operation and by cycling \overline{RAS} after the specified precharge period, similar to a \overline{RAS} -only refresh cycle except with \overline{CAS} held low. Valid data is maintained at the output throughout the hidden-refresh cycle. An internal-refresh address provides the refresh address during hidden refresh.

CAS-before-RAS (CBR) refresh

CBR refresh is used by bringing \overline{CAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive CBR refresh cycles, \overline{CAS} can remain low while cycling \overline{RAS} . For this mode of refresh, the external addresses are ignored and the refresh address is generated internally.

power up

To achieve proper device operation, an initial pause of $200\,\mu s$ followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC} – 1 V to 7 V
Voltage range on any pin (see Note 1) – 1 V to 7 V
Short-circuit output current
Power dissipation
Operating free-air temperature range, T _A – 55°C to 125°C
Storage temperature range, T _{stq} – 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	4.5	5	5.5	٧
v_{IH}	High-level input voltage	2.4		6.5	٧
۷ _{IL}	Low-level input voltage (see Note 2)	– 1		0.8	٧
T_{A}	Operating free-air temperature	- 55		125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



NOTE 1: All voltage values are with respect to VSS.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER .		TEAT AGNIDITIONA	'41640	416400-70		08-00	416400-10		
	PAHAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
v_{OH}	High-level output voltage	$I_{OH} = -5 \text{ mA}$	2.4		2.4		2.4		V
V_{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	٧
Ц	Input current (leakage)	$V_{I} = 0$ V to 6.5 V, All others = 0 V to V_{CC}		± 1 0		± 1 0		± 1 0	μА
lo	Output current (leakage)	$V_O = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$		± 1 0		± 1 0		± 1 0	μА
lCC1	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		80		70		60	mA
la a-	Ctandhu aurrant	V _{IH} = 2.4 V (TTL), <u>After</u> one memory cycle, RAS and CAS high		2		2		2	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.05 V (CMOS), After one memory cycle, RAS and CAS high		1		1		1	mA
lCC3	Average refresh current (RAS only or CBR)†	RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		80		70		60	mA
ICC4	Average page current (see Note 4) [†]	RAS low, CAS cycling		65		60		55	mA
ICC7	Standby current output enable [†]	RAS = V _{IH} , CAS = V _{IL} , Data out = enabled		5		5		5	mA

[†] Minimum cycle, V_{CC} = 5.5 V

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{\parallel}$

4. Measured with a maximum of one address change while CAS = VIH

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A11‡		9	рF
C _{i(RC)}	Input capacitance, RAS and CAS‡		8	рF
C _{i(OE)}	Input capacitance, OE‡		8	рF
C _{i(W)}	Input capacitance, \overline{W}^{\ddagger}		8	рF
Co	Output capacitance		14	рF

[‡] Input capacitance for ZIP (SV suffix) package is 12 pF.

NOTE 5: Capacitance is sampled only at initial design and after any major change. Samples are tested at 0 V and 25°C with a 1-MHz signal applied to the pin under test. All other pins are open.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 6)

	PARAMETER		416400-70		416400-80		416400-10	
	PARAMEIER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t AA	Access time from column-address		35		40		45	ns
t _{CAC}	Access time from CAS low		18		20		25	ns
t _{CPA}	Access time from column precharge		40		45		50	ns
tRAC	Access time from RAS low		70		80		100	ns
tOEA	Access time from OE low		18		20		25	ns
tOFF	Output disable time after CAS high (see Note 7)	0	18	0	20	0	25	ns
tOEZ	Output disable time after OE high (see Note 7)	0	18	0	20	0	25	ns

NOTES: 6. Valid data is presented at the outputs after all access times are satisfied but can go from the high-impedance state to an invalid-data state prior to the specified access times as the outputs are driven when CAS goes low.

7. tope and tope are specified when the outputs are no longer driven. The outputs are disabled by bringing either OE or CAS high.

timing requirements over recommended ranges of supply voltage and operating free-air tem perature

		'416	400-70	'416	400-80	416400-10		11117
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tRC	Cycle time, random read or write (see Note 8)	130		150		180		ns
^t RWC	Cycle time, read-write (see Note 8)	181		205		245		ns
tPC	Cycle time, page mode read or write (see Notes 8 and 9)	45		50		55		ns
^t PR W C	Cycle time, page mode read-write (see Note 8)	96		105		120		ns
^t RASP	Pulse duration, RAS low, page mode (see Note 10)	70	100 000	80	100 000	100	100 000	ns
^t RAS	Pulse duration, RAS low, nonpage mode (see Note 10)	70	10 000	80	10 000	100	10 000	ns
tCAS	Pulse duration, CAS low (see Note 11)	18	10 000	20	10 000	25	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
tRP	Pulse duration, RAS high (precharge)	50		60		70		ns
t W P	Pulse duration, $\overline{\mathbf{W}}$ low	10		10		10		ns
^t ASC	Setup time, column address before CAS going low	0		0		0		ns
^t ASR	Setup time, row address before RAS going low	0		0		0		ns
tDS	Setup time, data (see Note 12)	0		0		0		ns
tRCS	Setup time, W high before CAS going low	0		0		0		ns
tCWL	Setup time, W low before CAS going high	18		20		25		ns
^t RWL	Setup time, W low before RAS going high	18		20		25		ns
twcs	Setup time, \overline{W} low before \overline{CAS} going low (early-write operation only)	0		0		0		ns
twrp	Setup time, W high before RAS going low (CBR refresh only)	10		10		10		ns
^t CAH	Hold time, column address after CAS low	15		15		15		ns
^t DH	Hold time, data (see Note 12)	15		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 13)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 13)	0		0		5		ns

NOTES: 8. All cycle times assume t_T = 5 ns, referenced to V_{IH(min)} and V_{IL(max)}.

- 9. To assure tpc min, tASC should be \geq tcp.
- In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
- 11. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
 12. Referenced to the later of CAS or W in write operations
- 13. Either tRRH or tRCH must be satisfied for a read cycle.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)


		416400-70		'416400-80		0 '416400-10		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
tWCH	Hold time, W low after CAS low (early-write operation only)	15		15		15		ns
twrh	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tOEH	Hold time, OE command	18		20		25		ns
^t ROH	Hold time, RAS referenced to OE	10		10		1 0		ns
^t RHCP	Hold time, RAS low after CAS precharge	40		45		50		ns
tawd	Delay time, column address to \overline{W} going low (read-write operation only)	63		70		80		ns
tCHR	Delay time, RAS low to CAS going high (CBR refresh only)	10		10		20		ns
tCRP	Delay time, CAS high to RAS going low	5		5		5		ns
tCSH	Delay time, RAS low to CAS going high	70		80		100		ns
tCSR	Delay time, CAS low to RAS going low (CBR refresh only)	5		5		1 0		ns
tCWD	Delay time, CAS low to W going low (read-write operation only)	46		50		60		ns
tOED	Delay time, OE to data	18		20		25		ns
tRAD	Delay time, RAS low to column address (see Note 14)	15	35	15	40	15	55	ns
tRAL	Delay time, column address to RAS going high	35		40		45		ns
tCAL	Delay time, column address to CAS going high	35		40		45		ns
^t RCD	Delay time, RAS low to CAS low (see Note 14)	20	52	20	60	20	75	ns
^t RPC	Delay time, RAS high to CAS going low	0		0		0		ns
tRSH	Delay time, CAS low to RAS going high	18		20		25		ns
tRWD	Delay time, RAS low to W going low (read-write operation only)	98		110		135		ns
^t CP W	Delay time, W going low after CAS precharge (read-write operation only)	63		70		80		ns
t _{REF}	Refresh time interval		32		32		32	ms
tŢ	Transition time	3†	30†	3†	30†	3†	30†	ns

[†] Transition times (rise and fall) for RAS and CAS are to be a minimum of 3 ns and a maximum of 30 ns. This is assured by design but not tested. NOTE 14: The maximum value is specified only to assure access time.



SGMS042E - MARCH 1992 - REVISED MARCH 1996

PARAMETER MEASUREMENT INFORMATION




NOTES: A. C₁ includes probe and fixture capacitance.

B. The actiming parameters are specified with reference to the minimum valid high-level voltage and the maximum valid low-level voltage for each signal. This corresponds to 2.4 V and 0.8 V for inputs; 2.4 V and 0.4 V for outputs with the given load circuit.

Figure 1. Load Circuits and Voltage Waveforms





NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 2. Read-Cycle Timing






Figure 3. Early-Write-Cycle Timing








Figure 4. Write-Cycle Timing



NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 5. Read-Write-Cycle Timing






†Access time is t_{CPA}-, t_{CAC}- or t_{AA}-dependent.

NOTE A: Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing






NOTES: A. Referenced to CAS or W, whichever occurs last.

B. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing





NOTES: A. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing






Figure 10. Automatic-CBR-Refresh-Cycle Timing






Figure 11. Hidden-Refresh-Cycle (Read) Timing





Figure 12. Hidden-Refresh-Cycle (Write) Timing



MECHANICAL DATA

FNC (R-CDCC-N24/28)

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.




MECHANICAL DATA

SV (R-CZIP-T**)

20 PIN SHOWN

CERAMIC ZIG-ZAG PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


B. This drawing is subject to change without notice.



MECHANICAL DATA

HKB (R-CDFP-F28)

CERAMIC DUAL FLATPACK



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated