

Control Integrated POwer System (CIPOS™)

IKCM15H60GA

Datasheet



Table of contents

Fable of contents	2
CIPOS™ Control Integrated POwer System	3
Features	
Farget Applications	3
Description	
System Configuration	3
Pin Configuration	
nternal Electrical Schematic	
Pin Assignment	5
Pin Description	5
HIN(U, V, W) and LIN(U, V, W) (Low side and high side control pins, Pin 7 - 12)	5
/FO (Fault-output and NTC, Pin 14)	
TRIP (Over current detection function, Pin 15)	
/DD, VSS (Low side control supply and reference, Pin 13, 16)	
/B(U, V, W) and VS(U, V, W) (High side supplies, Pin 1 - 6)	
NW, NV, NU (Low side emitter, Pin 17 - 19)	
P (Positive bus input voltage, Pin 23)	
Absolute Maximum Ratings	
Module Section	
nverter Section	
Control Section	
Recommended Operation Conditions	8
Static Parameters	9
Dynamic Parameters	10
Bootstrap Parameters	10
Гhermistor	
Mechanical Characteristics and Ratings	11
Circuit of a Typical Application	12
Switching Times Definition	13
Electrical characteristic	14
Package Outline	15
Revision history	16



CIPOSTM

Control Integrated POwer System

Dual In-Line Intelligent Power Module 3Φ-bridge 600V / 15A

Features

Fully isolated Dual In-Line molded module

- TRENCHSTOP[™] IGBTs
- Rugged SOI gate driver technology with stability against transient and negative voltage
- 0.5µs minimum deadtime
- 0.5µs on/off pulse width response possible
- On/off matched delay time to all 6 driver outputs
- Allowable negative VS potential up to -11V for signal transmission at VBS=15V
- Integrated bootstrap functionality
- Over current shutdown
- Temperature monitor
- Under-voltage lockout at all channels
- Low side emitter pins accessible for all phase current monitoring (open emitter)
- Cross-conduction prevention
- All of 6 switches turn off during protection
- Lead-free terminal plating; RoHS compliant

Target Applications

- Washing machines
- Fans
- Low power motor drives

Description

The CIPOS[™] module family offers the chance for integrating various power and control components to increase reliability, optimize PCB size and system costs.

It is designed to control three phase AC motors and permanent magnet motors in variable speed drives for high switching frequency applications(around 15kHz) like a washing machine due to very low turn-off switching loss. The package concept is specially adapted to power applications, which need good thermal conduction and electrical isolation, but also EMI-save control and overload protection.

TRENCHSTOPTM IGBTs and anti parallel diodes are combined with an optimized SOI gate driver for excellent electrical performance.

System Configuration

- 3 half bridges with TRENCHSTOP™ IGBTs and anti parallel diodes
- 3Φ SOI gate driver
- Thermistor
- Pin-to-heatsink clearance distance typ. 1.6mm



Pin Configuration

Bottom View




Figure 1 Pin configuration

Internal Electrical Schematic




Figure 2 Internal schematic



Pin Assignment

Pin Number	Pin Name	Pin Description
1	VS(U)	U-phase high side floating IC supply offset voltage
2	VB(U)	U-phase high side floating IC supply voltage
3	VS(V)	V-phase high side floating IC supply offset voltage
4	VB(V)	V-phase high side floating IC supply voltage
5	VS(W)	W-phase high side floating IC supply offset voltage
6	VB(W)	W-phase high side floating IC supply voltage
7	HIN(U)	U-phase high side gate driver input
8	HIN(V)	V-phase high side gate driver input
9	HIN(W)	W-phase high side gate driver input
10	LIN(U)	U-phase low side gate driver input
11	LIN(V)	V-phase low side gate driver input
12	LIN(W)	W-phase low side gate driver input
13	VDD	Low side control supply
14	VFO	Fault output / Temperature monitor
15	ITRIP	Over current shutdown input
16	VSS	Low side control negative supply
17	NW	W-phase low side emitter
18	NV	V-phase low side emitter
19	NU	U-phase low side emitter
20	W	Motor W-phase output
21	V	Motor V-phase output
22	U	Motor U-phase output
23	Р	Positive bus input voltage
24	NC	No Connection

Pin Description

HIN(U, V, W) and LIN(U, V, W) (Low side and high side control pins, Pin 7 - 12)

These pins are positive logic and they are responsible for the control of the integrated IGBT. The Schmitt-trigger input thresholds of them are such to guarantee LSTTL and CMOS compatibility down to 3.3V controller outputs. Pull-down resistor of about $5k\Omega$ is internally provided to pre-bias inputs during supply start-up and a zener clamp is provided for pin protection purposes. Input Schmitt-trigger and noise filter provide beneficial noise rejection to short input pulses.

The noise filter suppresses control pulses which are below the filter time t_{FILIN} . The filter acts according to Figure 4.




Figure 3 Input pin structure




Figure 4 Input filter timing diagram



It is not recommended for proper work to provide input pulse-width lower than 0.5µs.

The integrated gate drive provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two gate drivers of the same leg (i.e. HO1 and LO1, HO2 and LO2, HO3 and LO3). When two inputs of a same leg are activated, only former activated one is activated so that the leg is kept steadily in a safe state.

A minimum deadtime insertion of typically 380ns is also provided by driver IC, in order to reduce crossconduction of the external power switches.

VFO (Fault-output and NTC, Pin 14)

The VFO pin indicates a module failure in case of under voltage at pin VDD or in case of triggered over current detection at ITRIP. A pull-up resistor is externally required.




Figure 5 Internal circuit at pin VFO

The same pin provides direct access to the NTC, which is referenced to VSS. An external pull-up resistor connected to +5V ensures that the resulting voltage can be directly connected to the microcontroller.

ITRIP (Over current detection function, Pin 15)

CIPOSTM provides an over current detection function by connecting the ITRIP input with the IGBT collector current feedback. The ITRIP comparator threshold (typ. 0.47V) is referenced to VSS ground. An input noise filter (typ.: $t_{\text{ITRIPMIN}} = 530 \text{ns}$) prevents the driver to detect false overcurrent events.

Over current detection generates a shutdown of all outputs of the gate driver after the shutdown propagation delay of typically 1000ns.

The fault-clear time is set to minimum 40µs.

VDD, VSS (Low side control supply and reference, Pin 13, 16)

VDD is the control supply and it provides power both to input logic and to output power stage. Input logic is referenced to VSS ground.

The under-voltage circuit enables the device to operate at power on when a supply voltage of at least a typical voltage of $V_{DDUV+} = 12.1V$ is present.

The IC shuts down all the gate drivers power outputs, when the VDD supply voltage is below $V_{\text{DDUV}-} = 10.4\text{V}$. This prevents the external power switches from critically low gate voltage levels during on-state and therefore from excessive power dissipation.

VB(U, V, W) and VS(U, V, W) (High side supplies, Pin 1-6)

VB to VS is the high side supply voltage. The high side circuit can float with respect to VSS following the external high side power device emitter voltage.

Due to the low power consumption, the floating driver stage is supplied by integrated bootstrap circuit.

The under-voltage detection operates with a rising supply threshold of typical $V_{BSUV+} = 12.1V$ and a falling threshold of $V_{BSUV-} = 10.4V$.

VS(U, V, W) provide a high robustness against negative voltage in respect of VSS of -50V transiently. This ensures very stable designs even under rough conditions.

NW, NV, NU (Low side emitter, Pin 17 - 19)

The low side emitters are available for current measurements of each phase leg. It is recommended to keep the connection to pin VSS as short as possible in order to avoid unnecessary inductive voltage drops.

W, V, U (High side emitter and low side collector, Pin 20 - 22)

These pins are motor U, V, W input pins.

P (Positive bus input voltage, Pin 23)

The high side IGBTs are connected to the bus voltage. It is noted that the bus voltage does not exceed 450V.

Control Integrated POwer System (CIPOS™)





Absolute Maximum Ratings

 $(V_{DD} = 15V \text{ and } T_J = 25^{\circ}C, \text{ if not stated otherwise})$

Module Section

Description	Condition	Symbol	Va	Unit		
Description	Condition	Symbol	min	max	Offic	
Storage temperature range		T_{stg}	-40	125	ပ္	
Isolation test voltage	RMS, f = 60Hz, t = 1min	V _{ISOL}	2000	-	V	
Operating case temperature range	Refer to Figure 6	Tc	-40	125	°C	

Inverter Section

Description	Condition	Symbol	Value		Unit
Description	Condition	Symbol	min	max	Offic
Max. blocking voltage	I _c = 250μA	V_{CES}	600	-	V
DC link supply voltage of P-N	Applied between P-N	V_{PN}	1	450	V
DC link supply voltage (surge) of P-N	Applied between P-N	$V_{PN(surge)}$	1	500	V
Output current	$T_C = 25^{\circ}C, T_J < 150^{\circ}C$ $T_C = 80^{\circ}C, T_J < 150^{\circ}C$	I _C	-15 -10	15 10	А
Maximum peak output current	less than 1ms	I _{C(peak)}	-24	24	Α
Short circuit withstand time ¹	V _{DC} ≤ 400V, T _J = 150°C	t _{sc}	-	5	μs
Power dissipation per IGBT		P _{tot}	-	25.2	W
Operating junction temperature range		TJ	-40	150	°C
Single IGBT thermal resistance, junction-case		R_{thJC}	-	4.96	K/W
Single diode thermal resistance, junction-case		R_{thJCD}	-	5.41	K/W

Control Section

Description	Condition	Symbol	Va	Unit	
Description	Condition	Symbol	min	max	Offic
Module supply voltage		V_{DD}	-1	20	V
High side floating supply voltage (VB vs. VS)		V_{BS}	-1	20	V
Input voltage	LIN, HIN, ITRIP	V _{IN} V _{ITRIP}	-1 -1	10 10	V
Switching frequency		$f_{\sf PWM}$	-	20	kHz

¹ Allowed number of short circuits: <1000; time between short circuits: >1s. Datasheet 7 of 17



Recommended Operation Conditions

All voltages are absolute voltages referenced to V_{ss}-potential unless otherwise specified.

Description	Compleal		l lmit		
Description	Symbol	min	typ	max	Unit
DC link supply voltage of P-N	V_{PN}	0	1	450	V
High side floating supply voltage (V _B vs. V _S)	V_{BS}	13.5	-	18.5	V
Low side supply voltage	V_{DD}	14.5	16	18.5	V
Control supply variation	$\Delta V_{BS,} \ \Delta V_{DD}$	-1 -1	-	1 1	V/µs
Logic input voltages LIN, HIN, ITRIP	V _{IN} V _{ITRIP}	0 0	-	5 5	V
Between VSS - N (including surge)	V _{SS}	-5	-	5	V




Figure 6 T_c measurement point¹

Datasheet 8 of 17 V 2.4
2017-09-06

¹Any measurement except for the specified point in figure 6 is not relevant for the temperature verification and brings wrong or different information.



Static Parameters

(V_{DD} = 15V and T_J = 25°C, if not stated otherwise)

Description	Condition	Symbol		Unit		
Description	Condition	Syllibor	min	typ	max	Offic
Collector-Emitter saturation voltage	I _c = 10A T _J = 25°C 150°C	$V_{CE(sat)}$	-	1.9 2.4	2.8	V
Diode forward voltage	I _F = 10A T _J = 25°C 150°C	V _F	-	1.75 1.8	2.4	V
Collector-Emitter leakage current	V _{CE} = 600V	I _{CES}	-	-	1	mA
Logic "1" input voltage (LIN, HIN)		V _{IH}	-	2.1	2.5	V
Logic "0" input voltage (LIN, HIN)		V _{IL}	0.7	0.9	-	V
ITRIP positive going threshold		V _{IT,TH+}	400	470	540	mV
ITRIP input hysteresis		V _{IT,HYS}	40	70	-	mV
VDD and VBS supply under voltage positive going threshold		$V_{\text{DDUV+}}$ $V_{\text{BSUV+}}$	10.8	12.1	13.0	٧
VDD and VBS supply under voltage negative going threshold		V _{DDUV} -	9.5	10.4	11.2	٧
VDD and VBS supply under voltage lockout hysteresis		V _{DDUVH} V _{BSUVH}	1.0	1.7	-	V
Input clamp voltage (HIN, LIN, ITRIP)	lin=4mA	V _{INCLAMP}	9.0	10.1	12.5	V
Quiescent VB _x supply current (VB _x only)	H _{IN} = 0V	I _{QBS}	-	300	500	μА
Quiescent VDD supply current (VDD only)	L _{IN} = 0V, H _{INX} = 5V	I _{QDD}	-	370	900	μА
Input bias current	V _{IN} = 5V	I _{IN+}	-	1	1.5	mA
Input bias current	V _{IN} = 0V	I _{IN-}	-	2	-	μΑ
ITRIP input bias current	V _{ITRIP} = 5V	I _{ITRIP+}	-	65	150	μΑ
VFO input bias current	$VFO = 5V$, $V_{ITRIP} = 0V$	I _{FO}	-	60	-	μΑ
VFO output voltage	I _{FO} = 10mA, V _{ITRIP} = 1V	V _{FO}	-	0.5	-	V



Dynamic Parameters

 $(V_{DD} = 15V \text{ and } T_J = 25^{\circ}C, \text{ if not stated otherwise})$

Description	Condition	Cymbal	Value			Linit
Description	Condition	Symbol	min	typ	max	Unit
Turn-on propagation delay time	,	ton	-	610	-	ns
Turn-on rise time	$V_{\text{LIN, HIN}} = 5V$, $I_{\text{C}} = 10A$,	t_r	-	30	-	ns
Turn-on switching time	$V_{DC} = 300V$	$t_{c(on)}$	-	100	-	ns
Reverse recovery time	VDC 300V	t _{rr}	-	115	-	ns
Turn-off propagation delay time	V _{LIN, HIN} = 0V,	t _{off}	-	790	-	ns
Turn-off fall time	I _C = 10A,	t _f	-	65	-	ns
Turn-off switching time	V _{DC} = 300V	t _{c(off)}	-	115	-	ns
Short circuit propagation delay time	From V _{IT,TH+} to 10% I _{SC}	t _{SCP}	-	1440	-	ns
Input filter time ITRIP	V _{ITRIP} = 1V	t _{ITRIPmin}	-	530	-	ns
Input filter time at LIN, HIN for turn on and off	V _{LIN, HIN} = 0V & 5V	t _{FILIN}	-	290	-	ns
Fault clear time after ITRIP-fault	V _{ITRIP} = 1V	t _{FLTCLR}	40	65	200	μs
Deadtime between low side and high side		DT _{PWM}	0.5	-	-	μs
Deadtime of gate drive circuit		DT _{IC}	-	380	-	ns
IGBT turn-on energy (includes reverse recovery of diode)	V _{DC} = 300V, I _C = 10A T _J = 25°C 150°C	E _{on}	-	235 340		μJ
IGBT turn-off energy	V _{DC} = 300V, I _C = 10A T _J = 25°C 150°C	E _{off}	-	150 220		μJ
Diode recovery energy	V _{DC} = 300V, I _C = 10A T _J = 25°C 150°C	E _{rec}	-	30 60		μЈ

Bootstrap Parameters

 $(T_J = 25$ °C, if not stated otherwise)


Doscription	Condition	Symbol	Value			Unit	
Description	Description Condition		min	typ	max	5	
Repetitive peak reverse voltage		V_{RRM}	600	-	1	٧	
	VS2 or VS3 = 300V, T _J = 25°C	R _{BS1}		35			
Bootstrap diode resistance of	VS2 and VS3 = 0V, T _J = 25°C		R _{BS1} -		40		Ω
U-phase ¹	VS2 or VS3 = 300V, T _J = 125°C			-	50	- !	72
	VS2 and VS3 = 0V, T _J = 125°C			65			
Reverse recovery time	I _F = 0.6A, di/dt = 80A/μs	t _{rr_BS}	-	50	-	ns	
Forward voltage drop	$I_F = 20$ mA, VS2 and VS3 = 0V	V_{F_BS}	-	2.6	-	٧	

 $^{^{1}}$ R_{BS2} and R_{BS3} have same values to $R_{\text{BS1}}.$ Datasheet



Thermistor

Description	Condition Symbol			Unit		
Description	Condition	Symbol	min	typ	max	Ollic
Resistor	T _{NTC} = 25°C	R _{NTC}	-	85	-	kΩ
B-constant of NTC (Negative Temperature Coefficient)		B(25/100)	-	4092	-	К



T [°C]	Rmin. [kΩ]	Rtyp. [kΩ]	Rmax. [kΩ]
50	28.400	29.972	31.545
60	19.517	20.515	21.514
70	13.670	14.315	14.960
80	9.745	10.169	10.593
90	7.062	7.345	7.628
100	5.199	5.388	5.576
110	3.856	4.009	4.163
120	2.900	3.024	3.149
125	2.527	2.639	2.751

Figure 7 Thermistor resistance – temperature curve and table
(For more information, please refer to the application note 'AN2016-10 CIPOS Mini Technical description')

Mechanical Characteristics and Ratings

Description	Condition		Unit		
Description	Condition	min	typ	max	Unit
Mounting torque	M3 screw and washer	0.59	0.69	0.78	Nm
Flatness	Refer to Figure 8	-50	-	100	μm
Weight		-	6.15	-	g




Figure 8 Flatness measurement position



Circuit of a Typical Application




Figure 9 Typical application circuit

1. Input circuit

- To reduce input signal noise by high speed switching, the $R_{\rm IN}$ and $C_{\rm IN}$ filter circuit should be mounted. (100 Ω , 1nF)
- C_{IN} should be placed as close to V_{SS} pin as possible.

2. Itrip circuit

- To prevent protection function errors, CITRIP should be placed as close to Itrip and Vss pins as possible.

3. VFO circuit

- VFO output is an open drain output. This signal line should be pulled up to the positive side of the 5V/3.3V logic power supply with a proper resistor R_{PU}.
- It is recommended that RC filter be placed as close to the controller as possible.

4. VB-VS circuit

- Capacitor for high side floating supply voltage should be placed as close to VB and VS pins as possible.

5. Snubber capacitor

- The wiring between CIPOS™ Mini and snubber capacitor including shunt resistor should be as short as possible.

6. Shunt resistor

- The shunt resistor of SMD type should be used for reducing its stray inductance.

7. Ground pattern

- Ground pattern should be separated at only one point of shunt resistor as short as possible.



Switching Times Definition





Figure 10 Switching times definition





Electrical characteristic








Package Outline













Revision history

Document version	Date of release	Description of changes
V 2.4	Sep. 2017	Maximum operating case temperature, Tc= 125°C Package outline update

Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-09-06 Published by Infineon Technologies AG 81726 München, Germany

© 2017 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.