

DESCRIPTION


The 8275 is a QUAD LATCH circuit designed to provide temporary storage of four bits of information. A common application is as a holding register between a counter and a display driver (such as the 8280 and 8T01.) Separate enable lines to latches 1-2 and 3-4 allow individual control of each pair of latches. Initially, data is transferred on the rising edge of the enable pulse. While the enable is high, output Q follows the data input. When the enable falls, the input data present at fall time is retained at the Q output. Both Q and \bar{Q} are accessible.

TRUTH TABLE (EACH LATCH)


ENABLE	DATA	Q	\bar{Q}
1	1	1	0
1	0	0	1
0	1	*	*
0	0	*	*

*No change.

PIN CONFIGURATION



LOGIC DIAGRAM




SWITCHING CHARACTERISTICS $T_A=25^\circ\text{C}$, $V_{CC}=5\text{V}$

PARAMETER	FROM INPUT	TO OUTPUT	TEST CONDITIONS	LIMITS			UNIT
				MIN	TYP	MAX	
t_{setup} Setup time ¹	D				14	20	ns
					12	20	
t_{hold} Hold time ²	D			0	6		ns
					15		
Propagation Delay Time							
t_{PLH} Low-to-high	D	Q			16	30	ns
t_{PHL} High-to-low					14	25	
t_{PLH} Low-to-high	D	\bar{Q}			24	40	
t_{PHL} High-to-low					7	15	
t_{PLH} Low-to-high	E	Q			16	30	
t_{PHL} High-to-low					12	20	
t_{PLH} Low-to-high	E	\bar{Q}			16	30	
t_{PHL} High-to-low					12	20	


NOTES:

- t_{setup} is defined as the time prior to the fall of the clock.
- t_{hold} is defined as the time after the fall of the clock.


TYPICAL APPLICATION



AC TEST FIGURE



AC TEST WAVEFORMS



NOTES:

- The pulse generators have the following characteristics: V_{gen} = 3V, t₁ = t₀ ≤ 10ns, and Z_{out} ≈ 50Ω. For pulse generator A, t₀₁ = 1μs and PRR = 500Hz. For pulse generator B, t_{p2} = 500ns and PRR = 1MHz. Positions of D-input and enable input pulses are varied with respect to each other to verify setup and hold times.
- Each latch is tested separately.
- C₁ includes probe and jig capacitance.
- When measuring t_{pd1}(D-Q), t_{pd0}(D-Q), t_{pd0}(D-Q̄), and t_{pd1}(D-Q̄), enable input must be held at logical 1.

LOGIC