

# Am25LS194A • Am54LS/74LS194A Am25LS195A • Am54LS/74LS195A

## Four-Bit High-Speed Shift Registers

### DISTINCTIVE CHARACTERISTICS

- Shift right or parallel load with JK inputs on Am25LS195A
- Shift left, right, parallel load or do nothing on Am25LS194A
- Fully synchronous shifting and parallel loading
- Am25LS devices offer the following improvements over Am54/74LS
  - Higher speed
  - 50mV lower  $V_{OL}$
  - Twice the fan-out over military range
  - 440 $\mu$ A source current
- 100% product assurance screening to MIL-STD-883 requirements

### FUNCTIONAL DESCRIPTION

The Am25LS194A and Am25LS195A are 4-bit registers that exhibit fully synchronous operation in all operating modes. The Am25LS195A can either parallel load all four register bits via the parallel inputs (A, B, C, D) or shift each of the four register bits right one place. The shifting or parallel loading is under control of the shift/load input (S/L). When the shift/load input is LOW, data is loaded from the parallel data inputs; when the shift/load input is HIGH, data is loaded from the register bits on the left. The first bit,  $Q_A$ , is loaded via the J and  $\bar{K}$  inputs in the shift mode.

The Am25LS194A operates in four modes under control of the two select inputs,  $S_0$  and  $S_1$ . The four modes are parallel load (data comes from the parallel inputs), shift right (data comes from the flip-flop to the left, with the  $Q_A$  bit input from R), shift left (data comes from the flip-flop to the right, with the  $Q_D$  input from L), and hold or do nothing (each flip-flop receives data from its own output).


For both devices the outputs change state synchronously following a LOW-to-HIGH transition on the clock input, CP. Both devices have an active-LOW synchronous clear (CLR) which forces all outputs to the LOW state ( $\bar{Q}_D$  HIGH) independent of any other inputs.

Because all the flip-flops are D-type they do not catch 0's or 1's, and the only requirements on any inputs is that they meet the short set-up and hold time intervals with respect to the clock LOW-to-HIGH transition.


The Am54LS/74LS194A and 195A are standard performance versions of the Am25LS194A and 195A. See appropriate electrical characteristic tables for detailed Am25LS improvements.

### LOGIC DIAGRAMS

'LS194A




'LS195A




### CONNECTION DIAGRAMS

#### Top Views

'LS194A




'LS195A




### LOGIC SYMBOLS

'LS194A



'LS195A



$V_{CC}$  = Pin 16  
GND = Pin 8

## Am25LS194A • Am25LS195A

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L  $T_A = 0^\circ\text{C to } +70^\circ\text{C}$   $V_{CC} = 5.0\text{V} \pm 5\%$  (MIN. = 4.75V MAX. = 5.25V)MIL  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$   $V_{CC} = 5.0\text{V} \pm 10\%$  (MIN. = 4.50V MAX. = 5.50V)

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units	
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{MIN.}$ , $I_{OH} = -440\mu\text{A}$ $V_{IN} = V_{IH}$ or $V_{IL}$	MIL	2.5	3.4		Volts
			COM'L	2.7	3.4		
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{MIN.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 4\text{mA}$			0.4	Volts
			$I_{OL} = 8\text{mA}$			0.45	
$V_{IH}$	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2			Volts	
$V_{IL}$	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	MIL			0.7	Volts
			COM'L			0.8	
$V_I$	Input Clamp Voltage	$V_{CC} = \text{MIN.}$ , $I_{IN} = -18\text{mA}$			-1.5	Volts	
$I_{IL}$	Input LOW Current	$V_{CC} = \text{MAX.}$ , $V_{IN} = 0.4\text{V}$			-0.4	mA	
$I_{IH}$	Input HIGH Current	$V_{CC} = \text{MAX.}$ , $V_{IN} = 2.7\text{V}$			20	$\mu\text{A}$	
$I_I$	Input HIGH Current	$V_{CC} = \text{MAX.}$ , $V_{IN} = 7.0\text{V}$			0.1	mA	
$I_{SC}$	Output Short Circuit Current (Note 3)	$V_{CC} = \text{MAX.}$	-15		-85	mA	
$I_{CC}$	Power Supply Current	$V_{CC} = \text{MAX.}$	LS194A (Note 4)		15	23	mA
			LS195A (Note 5)		14	21	

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at  $V_{CC} = 5.0\text{V}$ ,  $25^\circ\text{C}$  ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Outputs open. Inputs A, B, C, D grounded. Inputs  $S_0$ ,  $S_1$ , Clear, L, R, at 4.5V. Measured after a momentary ground, then 4.5V applied to clock.

5. Outputs open. S/L grounded. A, B, C, D, J, K at 4.5V. Measured after applying a momentary ground then 4.5V to the clear followed by ground then 4.5V to clock.

## MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +7.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to + $V_{CC}$ max.
DC Input Voltage	-0.5V to +7.0V
DC Output Current, Into Outputs	30 mA
DC Input Current	-30mA to +5.0mA

## Am54LS/74LS194A • Am54LS/74LS195A

## ELECTRICAL CHARACTERISTICS

The Following Conditions Apply Unless Otherwise Specified:

COM'L  $T_A = 0^\circ\text{C to } +70^\circ\text{C}$   $V_{CC} = 5.0\text{V} \pm 5\%$  (MIN. = 4.75V MAX. = 5.25V)MIL  $T_A = -55^\circ\text{C to } +125^\circ\text{C}$   $V_{CC} = 5.0\text{V} \pm 10\%$  (MIN. = 4.50V MAX. = 5.50V)

## DC CHARACTERISTICS OVER OPERATING RANGE

Parameters	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN., I <sub>OH</sub> = -400 $\mu$ A V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	Am74LS	2.7	3.4	Volts	
			Am54LS	2.5	3.4		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN. V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	All, I <sub>OL</sub> = 4mA		0.4	Volts	
			74LS only, I <sub>OL</sub> = 8mA		0.5		
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2			Volts	
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs	Am54LS		0.7	Volts	
			Am74LS		0.8		
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN., I <sub>IN</sub> = -18mA			-1.5	Volts	
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 0.4V			-0.4	mA	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 2.7V			20	$\mu$ A	
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = MAX., V <sub>IN</sub> = 7.0V			0.1	mA	
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX.	-15		-100	mA	
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = MAX.	LS194A (Note 4)		15	23	mA
			LS195A (Note 5)		14	21	

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.  
 2. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 4. Outputs open. Inputs A, B, C, D grounded. Inputs S<sub>0</sub>, S<sub>1</sub>, Clear, L, R, at 4.5V. Measured after a momentary ground, then 4.5V applied to clock.  
 5. Outputs open. S/L grounded. A, B, C, D, J, K at 4.5V. Measured after applying a momentary ground then 4.5V to the clear followed by ground then 4.5V to clock.

## Am25LS194A • Am54LS/74LS194A

## SWITCHING CHARACTERISTICS

(T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V)

Parameters	Description	Am25LS			Am54LS/74LS			Units	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
t <sub>PLH</sub>	Clock to Output		13	21		14	22	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0k $\Omega$
t <sub>PHL</sub>	Clock to Output		12	18		17	26	ns	
t <sub>PHL</sub>	Clear to Output		17	26		19	30	ns	
t <sub>pw</sub>	Clock Pulse Width	17			20			ns	
t <sub>pw</sub>	Clear Pulse Width	17			20			ns	
t <sub>s</sub>	Mode Control Set-up Time	25			30			ns	
t <sub>s</sub>	Data Input Set-up Time	16			20			ns	
t <sub>s</sub>	Clear Recovery to Clock	20			25			ns	
t <sub>h</sub>	Data Hold Time	0			0			ns	
f <sub>max</sub> (Note 1)	Maximum Clock Frequency	35	55		25	36		MHz	

Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.Am25LS194A ONLY  
SWITCHING CHARACTERISTICS  
OVER OPERATING RANGE\*

Parameters	Description	Am25LS COM'L		Am25LS MIL		Units	Test Conditions
		Min.	Max.	Min.	Max.		
t <sub>PLH</sub>	Clock to Output		31		36	ns	C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0k $\Omega$
t <sub>PHL</sub>	Clock to Output		28		32	ns	
t <sub>PHL</sub>	Clear to Output		38		44	ns	
t <sub>pw</sub>	Clock Pulse Width	26		30		ns	
t <sub>pw</sub>	Clear Pulse Width	26		30		ns	
t <sub>s</sub>	Mode Control Set-up Time	37		42		ns	
t <sub>s</sub>	Data Input Set-up Time	25		29		ns	
t <sub>s</sub>	Clear Recovery to Clock	30		35		ns	
t <sub>h</sub>	Data Hold Time	4		5		ns	
f <sub>max</sub> (Note 1)	Maximum Clock Frequency	26		23		MHz	

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

**Am25LS195A • Am54LS/74LS195**  
**SWITCHING CHARACTERISTICS**  
 (T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5.0V)

Parameters	Description	Am25LS			Am54LS/74LS			Units	Test Conditions
		Min.	Typ.	Max.	Min.	Typ.	Max.		
t <sub>PLH</sub>	Clock to Output		13	21		14	22	ns	C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ
t <sub>PHL</sub>	Clock to Output		12	18		17	26	ns	
t <sub>PHL</sub>	Clear to Output		17	26		19	30	ns	
t <sub>pw</sub>	Clock Pulse Width	16			16			ns	
t <sub>pw</sub>	Clear Pulse Width	12			12			ns	
t <sub>s</sub>	Mode Control Set-up Time	25			25			ns	
t <sub>s</sub>	Data Input Set-up Time	15			15			ns	
t <sub>s</sub>	Clear Recovery to Clock	20			25			ns	
t <sub>h</sub>	Data Hold Time	0			0			ns	
t <sub>R</sub>	Shift/Load Release Time Am54LS/74LS195A Only			0			0	ns	
f <sub>max</sub> (Note 1)	Maximum Clock Frequency	35	55		30	39		MHz	

Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

**Am25LS195A ONLY**  
**SWITCHING CHARACTERISTICS**  
**OVER OPERATING RANGE\***

Parameters	Description	Am25LS COM'L		Am25LS MIL		Units	Test Conditions
		Min.	Max.	Min.	Max.		
		T <sub>A</sub> = 0°C to +70°C		T <sub>A</sub> = -55°C to +125°C			
		V <sub>CC</sub> = 5.0V ±5%		V <sub>CC</sub> = 5.0V ±10%			
t <sub>PLH</sub>	Clock to Output		31		36	ns	C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ
t <sub>PHL</sub>	Clock to Output		27		32	ns	
t <sub>PHL</sub>	Clear to Output		38		44	ns	
t <sub>pw</sub>	Clock Pulse Width	25		29		ns	
t <sub>pw</sub>	Clear Pulse Width	20		23		ns	
t <sub>s</sub>	Mode Control Set-up Time	37		42		ns	
t <sub>s</sub>	Data Input Set-up Time	24		27		ns	
t <sub>s</sub>	Clear Recovery to Clock	30		35		ns	
t <sub>h</sub>	Data Hold Time	4		5		ns	
t <sub>R</sub>	Shift/Load Release Time Am54LS/74LS195A Only		4		5	ns	
f <sub>max</sub> (Note 1)	Maximum Clock Frequency	26		23		MHz	

\* AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

**'LS194A FUNCTION TABLE**

FUNCTION	INPUTS								OUTPUTS					
	Clear	Mode		Clock	Serial		Parallel		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>		
		S <sub>1</sub>	S <sub>0</sub>		Left	Right	A	B					C	D
Clear	L	X	X	X	X	X	X	X	X	L	L	L	L	
No Change	H	X	X	L	X	X	X	X	X	NC	NC	NC	NC	
Parallel Load	H	H	H	↑	X	X	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
Shift Right	H	L	H	↑	X	L	X	X	X	X	L	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>
Shift Left	H	H	L	↑	L	X	X	X	X	X	H	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>
Hold	H	L	L	X	X	X	X	X	X	X	NC	NC	NC	NC

H = HIGH  
 L = LOW  
 ↑ = LOW-to-HIGH transition.  
 D<sub>i</sub> = May be a HIGH or a LOW and the respective output will assume the same state.  
 X = Don't Care  
 NC = No Change

**'LS195A FUNCTION TABLE**

FUNCTION	INPUTS								OUTPUTS						
	Clear	Shift/Load	Clock	Serial		Parallel		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>	Q̄ <sub>D</sub>			
				J	K̄	A	B						C	D	
Clear	L	X	X	X	X	X	X	X	X	X	L	L	L	L	H
Shift Right	H	X	L	X	X	X	X	X	X	X	NC	NC	NC	NC	NC
Shift Left	H	X	H	X	X	X	X	X	X	X	NC	NC	NC	NC	NC
Parallel Load	H	L	↑	X	X	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	Q̄ <sub>3</sub>
Shift Right	H	H	↑	L	H	X	X	X	X	X	Q <sub>A</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q̄ <sub>C</sub>
Shift Left	H	H	↑	L	L	X	X	X	X	X	L	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q̄ <sub>C</sub>
Hold	H	H	↑	H	H	X	X	X	X	X	H	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q̄ <sub>C</sub>
Hold	H	H	↑	H	L	X	X	X	X	X	Q̄ <sub>A</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q̄ <sub>C</sub>


H = HIGH  
 L = LOW  
 ↑ = LOW-to-HIGH transition.  
 D<sub>i</sub> = May be a HIGH or a LOW and the respective output will assume the same state.  
 X = Don't Care  
 NC = No Change

- Notes: 1. If the J and K̄ inputs are tied together, the common line becomes a D-Type input to the first bit in the shift mode.
- 2. Linear feedback shift counters can be made by connecting the Q<sub>D</sub> and Q̄<sub>D</sub> outputs to the K and J inputs, respectively.

**DEFINITION OF FUNCTIONAL TERMS**

- J, K** The logic inputs used for controlling the  $Q_A$  flip-flop of the Am25LS195A register when S/L is HIGH.
- CLR** Clear. The asynchronous master reset input.
- CP** Clock pulse for the register. Enters data on the LOW-to-HIGH transition.
- S/L** Shift/Load. The input for selection of parallel or serial shifting for the Am25LS195A register. S/L LOW selects parallel entry.
- S<sub>0</sub>, S<sub>1</sub>** The mode select inputs of the Am25LS194A.
- A, B, C, D** The four parallel data inputs for the register.
- R** The serial input to the  $Q_A$  flip-flop of the Am25LS194A in the right shift mode.
- L** The serial input to the  $Q_D$  flip-flop of the Am25LS194A in the left shift mode.
- Q<sub>A</sub>, Q<sub>B</sub>, Q<sub>C</sub>, Q<sub>D</sub>** The four true outputs of the register.
- $\bar{Q}_D$**  The complement output of the  $Q_D$  flip-flop. (Am25LS195A only).


**Am25LS • Am54LS/74LS  
LOW-POWER SCHOTTKY INPUT/OUTPUT  
CURRENT INTERFACE CONDITIONS**



Note: Actual current flow direction shown.


**APPLICATION**

**12-BIT SHIFT-LEFT, SHIFT-RIGHT, PARALLEL LOAD REGISTER**




**Metallization and Pad Layouts**

**'LS194A**



DIE SIZE 0.067" X 0.080"

**'LS195A**



DIE SIZE 0.067" X 0.080"