

VM313

10-CHANNEL, HIGH-PERFORMANCE, THIN-FILM HEAD, READ/WRITE PREAMPLIFIER

950801

August, 1995

FEATURES

- High Performance:
 - Read Mode Gain = 150 V/V
 - Low Input Noise = $0.8nV/\sqrt{Hz}$ Maximum
 - Input Capacitance = 25 pF Maximum
 - Write Current Range = 10 mA to 40 mA
 - Head Inductance Range = 200 nH to 3 μ H
 - Head Voltage Swing = 7 Vp-p Minimum
 - Write Current Rise Time = 5 ns
- Differential Pseudo ECL Write Data Input
- Low Power Dissipation
- Enhanced System Write-to-Read Recovery Time
- Power Supply Fault Protection
- Schottky Isolated Damping Resistor Standard
- Write Unsafe Detection
- +5V and +12V Power Supply Requirement
- Mirror Image Pinout Option Available
- Pin-Compatible with SSI 32R528
- Available in 8, 9 or 10-Channel Options


DESCRIPTION

The VM313 is a high-performance, low-power, bipolar monolithic read / write preamplifier designed for use with two-terminal thin-film recording heads. It provides write current control, data protection circuitry and a low-noise read preamplifier for ten channels. When unselected, the device enters a sleep mode, with power dissipation reduced to less than 180mW. Fault protection is provided so that during power supply sequencing the write current generator is disabled. System write-to-read recovery time is minimized by maintaining the read channel common-mode output voltage in the write mode.


Very low power dissipation from +5V and +12V supplies is achieved through use of high-speed bipolar processing and innovative circuit design techniques. A 400 Ω damping resistor is included on-chip in series with a Schottky diode pair to maintain high input resistance in the read mode.

The VM313 is available in a variety of package configurations. Please consult VTC for package availability.

CONNECTION DIAGRAMS




9-Channel
36-lead SOIC



10-Channel
36-lead SOIC

2 - TERMINAL
5V/12V PREAMPS

BLOCK DIAGRAM

CIRCUIT OPERATION

The VM313 addresses ten two-terminal thin film heads, providing write drive or read amplification. Head selection and mode control are accomplished with pins HS_n, CS and R/W, as shown in Tables 1 and 2. Internal resistor pullups provided on pins CS and R/W will force the device into a non-writing condition if either control line is opened accidentally.

Write Mode

Write mode configures the VM313 as a current switch and activates the write unsafe (WUS) detection circuitry. Write current is toggled between the X and Y direction of the selected head on each high-to-low transition on pins WDI - WDT (differential write data inputs).

A preceding read operation initializes the write data flip-flop (WDF) so that upon entering the write mode current flows into the "X" head port.

The write current magnitude is determined by an external resistor connected between the WC pin and ground. An internally generated 1.71V reference voltage is present at the WC pin. The magnitude of the write current (0-pk, ± 8%) is:

$$I_W = 1.65 V/R_{WC}$$

Typically, an adjustment to the calculated head current is required to account for current shunted by the damping resistor. This complication is avoided in the VM313 because the internal damping resistors are series-connected with Schottky diode pairs.

In multiple-device applications, a single R_{WC} resistor may be made common to all devices.

Power supply fault protection improves data security by disabling the write current generator during a voltage fault or power supply sequencing. Additionally, the write unsafe detection circuitry will flag any of the conditions listed below with a high level on the open collector output pin, WUS.

- No write current
- WDI frequency too low
- Open head
- Device in read mode
- Device not selected

Two negative write data transitions, after the fault is corrected, may be required to clear the WUS flag.

Read Mode

Read mode configures the VM313 as a low-noise differential amplifier and deactivates the write current generator and write unsafe detection circuitry. The RDX and RDY outputs are emitter followers and are in phase with the "X" and "Y" head ports. These outputs should be AC coupled to the load. The RDX, RDY common-mode voltage is maintained in the write mode, minimizing the transient between write mode and read mode, substantially reducing the recovery time delay to the subsequent Pulse Detection circuitry.

ABSOLUTE MAXIMUM RATINGS

Power Supply Voltages:

V_{DD} -0.3V to +14V

V_{CC} -0.3V to +7V

Write Current (I_W) 100mA

Input Voltages:

Digital Input Voltage V_{IN} -0.3V to (V_{CC} + 0.3)V

Head Port Voltage V_H -0.3V to (V_{CC} + 0.3)V

WUS Pin Voltage Range V_{WUS} -0.3V to +14V

Output Current:

RDX, RDY: I_O -10mA

WUS: I_{WUS} +12mA

Junction Temperature, 150°C

Storage Temperature Range -65° to 150°C

Thermal Characteristics, Θ_{JA}:

36-lead SOIC 80°C/W

RECOMMENDED OPERATING CONDITIONS

DC Power Supply Voltage:

V_{DD} 12V ± 10%

V_{CC} 5V ± 10%

Junction Temperature 0°C to 125°C

Idle Mode

When \overline{CS} is high, virtually the entire circuit is shut down so that power dissipation is reduced to less than 180mW for a *sleep mode*. Multiple devices may have their read outputs wire OR'ed together and the write current programming resistor common to all devices.

Table 7: Mode Select

R/W	\overline{CS}	MODE
0	0	Write
1	0	Read
X	1	Idle

Table 8: Head Select


HS0	HS1	HS2	HS3	HEAD
0	0	0	0	0
1	0	0	0	1
0	1	0	0	2
1	1	0	0	3
0	0	1	0	4
1	0	1	0	5
0	1	1	0	6
1	1	1	0	7
0	0	0	1	8
1	0	0	1	9

PIN DESCRIPTIONS

NAME	I/O	DESCRIPTION
HS0 - HS3	I*	Head Select: selects one of up to ten heads
H0X - H9X H0Y - H9Y	I/O	X, Y Head Terminals
WDI, \overline{WDI}	I*	Write Data Input: A negative transition (WDI - \overline{WDI}) toggles direction of head current.
\overline{CS}	1	Chip select: low level enables the device
R/W	I*	Read/Write select: high level selects read mode, low-level indicates writes unsafe condition
WUS	O*	Write Unsafe: open collector output, high level indicates writes unsafe condition
WC	.	Write Current: a resistor adjusts level of write current
RDX, RDY	O*	Read Data Output: differential output data
VCC		+5 volt logic circuit supply
VDD		+12 volt supply
GND		Ground

* When more than one R/W device is used, these signals can be wire OR'ed.

TYPICAL APPLICATION



* For proper operation in read or write mode the WDI/ \overline{WDI} inputs must be correctly biased to their respective PECL levels. They cannot float or both be tied high or low.

**DC CHARACTERISTICS** Unless otherwise specified, recommended operating conditions apply.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
VCC Supply Current	I _{CC}	Read Mode			47	mA
		Write Mode			27	
		Idle Mode			4	
VDD Supply Current	I _{DD}	Read Mode			31	mA
		Write Mode			30 + I _W	
		Idle Mode			12	
Power Dissipation (T _J = 125°C)	P _D	Read Mode		500	670	mW
		Write Mode: I _W = 20mA		625	800	
		Idle Mode		105	180	
Input Low Voltage	V _{IL}	TTL			0.8	V
Input High Voltage	V _{IH}	TTL	2.0			V
Input Low Current	I _{IL}	V _{IL} = 0.8V, TTL	-0.4			mA
Input High Current	I _{IH}	V _{IH} = 2.0V, TTL			100	μA
WDI, $\overline{\text{WDI}}$ Input High Voltage	V _{IH}	Pseudo ECL	V _{CC} - 1.0		V _{CC} - 0.7	V
WDI, $\overline{\text{WDI}}$ Input Low Voltage	V _{IL}	Pseudo ECL	V _{CC} - 1.9		V _{CC} - 1.6	V
WDI, $\overline{\text{WDI}}$ Input High Current	I _{IH}	V _{IH} = V _{CC} - 0.7V			100	μA
WDI, $\overline{\text{WDI}}$ Input Low Current	I _{IL}	V _{IL} = V _{CC} - 1.6V			80	μA
WUS Output Low Voltage	V _{OL}	I _{OL} = 8mA			0.5	V
VCC Fault Voltage	V _{DDF}		9.0		10.5	V
VCC Fault Voltage	V _{CCF}		3.5		4.3	V
Head Current (HnX, HnY)	I _H	Write Mode, 0 < V _{CC} ≤ 3.5V, 0 < V _{DD} < 9V	-200		+200	μA
		Write Mode, 0 < V _{CC} < 5.5V, 0 < V _{DD} < 13.2V	-200		+200	

READ CHARACTERISTICS Unless otherwise specified, recommended operating conditions apply, C_L (RDX, RDY) < 20pF and R_L (RDX, RDY) = 1k Ω .

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Voltage Gain	A_V	$V_{IN} = 1mV_{p-p}$ @300kHz	125		175	V/V
Bandwidth	BW	-1dB, $ Z_{sl} < 5\Omega$, $V_{IN} = 1mV_{p-p}$ @300kHz	25			MHz
		-3dB, $ Z_{sl} < 5\Omega$, $V_{IN} = 1mV_{p-p}$ @300kHz	45			
Input Noise Voltage	e_{in}	BW = 15MHz, $L_H = 0$, $R_H = 0$		0.65	0.8	nV/ \sqrt{Hz}
Differential Input Capacitance	C_{IN}	$V_{IN} = 1mV_{p-p}$, $f = 5MHz$		17	26	pF
Differential Input Resistance	R_{IN}	$V_{IN} = 1mV_{p-p}$, $f = 5MHz$, (25°C < T_A < 125°C)	500	1000		Ω
Dynamic Range	DR	AC input voltage where the gain falls to 90% of the gain @ 0.2mVrms input, $f = 5MHz$	2			mVrms
Common Mode Rejection Ratio	CMRR	$V_{CM} = 100mV_{p-p}$ @5MHz	54			dB
Power Supply Rejection Ratio	PSRR	100mVp-p @5MHz on V_{DD} or V_{CC}	54			dB
Channel Separation	CS	Unselected channels driven with 100mVp-p @5MHz, Selected Channels $V_{IN} = 0mV_{p-p}$	45			dB
Output Offset Voltage	V_{OS}		-250		+250	mV
RDX, RDY Common Mode Output Voltage	V_{OCM}	Read Mode	$V_{CC} - 2.8$	$V_{CC} - 2.3$	$V_{CC} - 2.0$	V
		Write Mode	$V_{CC} - 2.8$	$V_{CC} - 2.3$	$V_{CC} - 2.0$	
Single-Ended Output Resistance	R_{SEO}	$f = 5MHz$			30	Ω
Output Current	I_O	AC coupled load, RDX to RDY	3.2			mA

2 - TERMINAL 5V/12V PREAMPS

WRITE CHARACTERISTICS Unless otherwise specified, recommended operating conditions apply, $I_W = 20mA$, $L_H = 1.0\mu H$, $R_H = 30\Omega$ and $f_{DATA} = 5MHz$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
WC Pin Voltage	V_{WC}			1.65		V
Write Current Voltage	V_{DH}	$I_{WC} = 40mA$	7			Vp-p
Unselected Head Current	I_{UH}				1.0	mA (pk)
Differential Output Capacitance	C_{OUT}				25	pF
Differential Output Resistance	R_{OUT}		3.2			k Ω
WDI Transition Frequency	f_{DATA}	WUS = low	1.7			MHz
Write Current Range	I_W	$41.25\Omega < R_{WC} < 165\Omega$	10		40	mA
Write Current Tolerance	ΔI_W	I_W range 10mA to 40mA	-8		+8	%

SWITCHING CHARACTERISTICS (see Figure 1) Unless otherwise specified, recommended operating conditions apply, $I_W = 20\text{mA}$, $L_H = 1.0\mu\text{H}$, $R_H = 30\Omega$ and $f_{\text{DATA}} = 5\text{MHz}$.

PARAMETER	SYM	CONDITIONS	MIN	TYP	MAX	UNITS
R \overline{W} to Write Mode	t_{RW}	Delay to 90% of write current			0.6	μs
R \overline{W} to Read Mode	t_{WR}	Delay to 90% of 100mV, 10MHz read signal envelope or to 90% decay of write current			0.6	μs
\overline{CS} to Select	t_{IR}	Delay to 90% of write current or to 90% of 100mV, 10MHz read signal envelope			0.6	μs
\overline{CS} to Unselect	t_{IW}	Delay to 10% of write current			0.6	μs
HS0 - HS3 to Any Head	t_{HS}	Delay to 90% of 100mV, 10MHz read signal envelope			0.4	μs
Safe to Unsafe	t_{D1}	50% WDI to 50% WUS	0.6		3.6	μs
Unsafe to Safe	t_{D2}	50% WDI to 50% WUS			1	μs
Propagation Delay	t_{D3}	From 50% points, $L_H = 0$, $R_H = 0$			32	ns
Asymmetry	A_{SYM}	WDI has 50% duty cycle and 1ns rise/fall time, $L_H = 0$, $R_H = 0$			0.5	ns
Rise/Fall Time	t_r/t_f	10% - 90% points, $I_W = 20\text{mA}$, $L_H = 0$, $R_H = 0$			5	ns
Rise/Fall Time	t_r/t_f	10% - 90% points, $I_W = 20\text{mA}$, $L_H = 600\text{nH}$, $R_H = 20\Omega$			9	ns




Figure 1: Write Mode Timing Diagram