

## 1.0 General Description

Controller Area Network (CAN) is a serial communication protocol, which supports distributed real-time control and multiplexing with high safety level. Typical applications of CAN-based networks can be found in automotive and industrial environments.

The AMIS-42770 Dual-CAN transceiver is the interface between up to two physical bus lines and the protocol controller and will be used for serial data interchange between different electronic units at more than one bus line. It can be used for both 12V and 24V systems.

The circuit consists of following blocks:

- Two differential line transmitters
- Two differential line receivers
- Interface to the CAN protocol handler
- Interface to expand the number of CAN busses
- Logic block including repeater function and the feedback suppression
- Thermal shutdown circuit (TSD)

Due to the wide common-mode voltage range of the receiver inputs, the AMIS-42770 is able to reach outstanding levels of electromagnetic susceptibility (EMS). Similarly, extremely low electromagnetic emission (EME) is achieved by the excellent matching of the output signals.

## 2.0 Key Features

- Fully compatible with the ISO 11898-2 standard
- Certified "Authentication on CAN Transceiver Conformance (d1.1)"
- Wide range of bus communication speed (up to 1Mbit/s in function of the bus topology)
- Allows low transmit data rate in networks exceeding 1km
- Ideally suited for 12V and 24V industrial and automotive applications
- Low EME: common-mode-choke is no longer required
- Differential receiver with wide common-mode range (+/- 35V) for high EMS
- No disturbance of the bus lines with an un-powered node
- Prolonged dominant time-out function allowing communication speeds down to 1kbit/s
- Thermal protection
- Bus pins protected against transients
- Short circuit proof to supply voltage and ground

## 3.0 Technical Characteristics

Table 1: Technical Characteristics

| Symbol                 | Parameter   | Conditions   | Min.  | Max. | Unit |
|------------------------|---|--|-------|------|------|
| $V_{CANHx}$            | DC voltage at pin CANH1/2                         | $0 < V_{CC} < 5.25V$ ; no time limit                           | -45   | +45  | V    |
| $V_{CANLx}$            | DC voltage at pin CANL1/2                         | $0 < V_{CC} < 5.25V$ ; no time limit                           | -45   | +45  | V    |
| $V_{i(dif)(bus\_dom)}$ | Differential bus output voltage in dominant state | $42.5\Omega < R_{LT} < 60\Omega$                               | 1.5   | 3    | V    |
| CM-range               | Input common-mode range for comparator            | Guaranteed differential receiver threshold and leakage current | -35   | +35  | V    |
| $V_{CM-peak}$          | Common-mode peak                                  | See Figure 10 and Figure 11 <sup>(1)</sup>                     | -1000 | 1000 | mV   |
| $V_{CM-step}$          | Common-mode step                                  | See Figure 10 and Figure 11 <sup>(1)</sup>                     | -250  | 250  | mV   |

Note:

(1) The parameters  $V_{CM-peak}$  and  $V_{CM-step}$  guarantee low EME.

## 4.0 Ordering Information

| Ordering Code (Tubes) | Ordering Code (Tape) | Marketing Name | Package           | Temp. Range   |
|-----------------------|----------------------|----------------|-------------------|---------------|
| OICAW-001-XTD         | OICAW-001-XTP        | AMIS-42770 GHA | SOIC-20 300 GREEN | -40°C...125°C |

## 5.0 Block Diagram




Figure 1: Block Diagram



## 6.0 Typical Application

### 6.1 Application Description

AMIS-42770 is especially designed to provide the link between a CAN controller (protocol IC) and two physical busses. It is able to operate in three different modes:

- Dual CAN
- A CAN-bus extender
- A CAN-bus repeater

### 6.2 Application Schematics






Figure 4: Application Diagram CAN-bus Extender

### 6.3 Pin Description

#### 6.3.1 Pin Out (top view)




Figure 5: Pin Configuration

#### 6.3.2 Pin Description

Table 2: Pin Out

| Pin | Name              | Description                                      |
|-----|-------------------|--|
| 1   | NC                | Not connected                                    |
| 2   | ENB2              | Enable input, bus system 2; internal pull-up     |
| 3   | Text              | Multi-system transmitter Input; internal pull-up |
| 4   | Tx0               | Transmitter input; internal pull-up              |
| 5   | GND               | Ground connection <sup>(1)</sup>                 |
| 6   | GND               | Ground connection <sup>(1)</sup>                 |
| 7   | Rx0               | Receiver output                                  |
| 8   | V <sub>REF1</sub> | Reference voltage                                |
| 9   | Rint              | Multi-system receiver output                     |
| 10  | ENB1              | Enable input, bus system 1; internal pull-up     |
| 11  | NC                | Not connected                                    |
| 12  | VCC               | Positive supply voltage                          |
| 13  | CANH1             | CANH transceiver I/O bus system 1                |
| 14  | CANL1             | CANL transceiver I/O bus system 1                |
| 15  | GND               | Ground connection <sup>(1)</sup>                 |
| 16  | GND               | Ground connection <sup>(1)</sup>                 |
| 17  | GND               | Ground connection <sup>(1)</sup>                 |
| 18  | CANL2             | CANL transceiver I/O bus system 2                |
| 19  | CANH2             | CANH transceiver I/O bus system 2                |
| 20  | NC                | Not connected                                    |

Notes:

(1) In order to ensure the chip performance, all these pins need to be connected to GND on the PCB.

## 7.0 Functional Description

---

### 7.1 Overall Functional Description

AMIS-42770 is specially designed to provide the link between the protocol IC (CAN controller) and two physical bus lines. Data interchange between those two bus lines is realized via the logic unit inside the chip. To provide an independent switch-off of the transceiver units for both bus systems by a third device (e.g. the  $\mu\text{C}$ ), enable-inputs for the corresponding driving and receiving sections are provided. As long as both lines are enabled, they appear as one logical bus to all nodes connected to either of them.

The bus lines can have two logical states, dominant or recessive. A bus is in the recessive state when the driving sections of all transceivers connected to the bus are passive. The differential voltage between the two wires is approximately zero. If at least one driver is active, the bus changes into the dominant state. This state is represented by a differential voltage greater than a minimum threshold and therefore by a current flow through the terminating resistors of the bus line. The recessive state is overwritten by the dominant state.

In case a fault (like short circuit) is present on one of the bus lines, it remains limited to that bus line where it occurs. Data interchange from the protocol IC to the other bus system and on this bus system itself can be continued.

AMIS-42770 can be also used for only one bus system. If the connections for the second bus system are simply left open it serves as a single transceiver for an electronic unit. For correct operation, it is necessary to terminate the open bus by the proper termination resistor.

### 7.2 Logic Unit and CAN Controller Interface

The logic unit inside AMIS-42770 provides data transfer from/to the digital interface to/from the two busses and from one bus to the other bus. The detailed function of the logic unit is described in Table 3.

All digital input pins, including ENBx, have an internal pull-up resistor to ensure a recessive state when the input is not connected or is accidentally interrupted. A dominant state on the bus line is represented by a low-level at the digital interface; a recessive state is represented by a high-level.

Dominant state received on any bus (if enabled) causes a dominant state on both busses, pin Rint and pin Rx0. Dominant signal on any of the input pins Tx0 and Text causes transmission of dominant on both bus lines (if enabled).

Digital inputs Tx0 and Text are used for connecting the internal logic's of several IC's to obtain versions with more than two bus outputs (see Figure 4: Application Diagram CAN-bus Extender). They have also a direct logical link to pins Rx0 and Rint independently on the EN1x pins – dominant on Tx0 is directly transferred to both Rx0 and Rint pins, dominant on Text is only transferred to Rx0.

### 7.3 Transmitters

The transceiver includes two transmitters, one for each bus line, and a driver control circuit. Each transmitter is implemented as a push and a pull driver. The drivers will be active if the transmission of a dominant bit is required. During the transmission of a recessive bit all drivers are passive. The transmitters have a built-in current limiting circuit that protects the driver stages from damage caused by accidental short circuit to either positive supply voltage or to ground. Additionally a thermal protection circuit is integrated.

The driver control circuit ensures that the drivers are switched on and off with a controlled slope to limit EME. The driver control circuit will be controlled itself by the thermal protection circuit, the timer circuit and the logic unit.

The enable signal ENBx allows the transmitter to be switched off by a third device (e.g. the  $\mu\text{C}$ ). In the disabled state (ENBx = high) the corresponding transmitter behaves as in the recessive state.

Table 3: Function of the Logic Unit; bold letters describe input signals

| EN1B | EN2B | TX0 | TEXT | Bus 1 State                    | Bus 2 State                    | RX0 | RINT |
|------|------|-----|------|--------------------------------|--------------------------------|-----|------|
| 0    | 0    | 0   | 0    | dominant                       | dominant                       | 0   | 0    |
| 0    | 0    | 0   | 1    | dominant                       | dominant                       | 0   | 0    |
| 0    | 0    | 1   | 0    | dominant                       | dominant                       | 0   | 1    |
| 0    | 0    | 1   | 1    | recessive                      | recessive                      | 1   | 1    |
| 0    | 0    | 1   | 1    | <b>dominant</b> <sup>(1)</sup> | dominant                       | 0   | 0    |
| 0    | 0    | 1   | 1    | dominant                       | <b>dominant</b> <sup>(1)</sup> | 0   | 0    |
| 0    | 1    | 0   | 0    | dominant                       | recessive                      | 0   | 0    |
| 0    | 1    | 0   | 1    | dominant                       | recessive                      | 0   | 0    |
| 0    | 1    | 1   | 0    | dominant                       | recessive                      | 0   | 1    |
| 0    | 1    | 1   | 1    | recessive                      | recessive                      | 1   | 1    |
| 0    | 1    | 1   | 1    | <b>dominant</b> <sup>(1)</sup> | recessive                      | 0   | 0    |
| 0    | 1    | 1   | 1    | recessive                      | <b>dominant</b> <sup>(1)</sup> | 1   | 1    |
| 1    | 0    | 0   | 0    | recessive                      | dominant                       | 0   | 0    |
| 1    | 0    | 0   | 1    | recessive                      | dominant                       | 0   | 0    |
| 1    | 0    | 1   | 0    | recessive                      | dominant                       | 0   | 1    |
| 1    | 0    | 1   | 1    | recessive                      | recessive                      | 1   | 1    |
| 1    | 0    | 1   | 1    | <b>dominant</b> <sup>(1)</sup> | recessive                      | 1   | 1    |
| 1    | 0    | 1   | 1    | recessive                      | <b>dominant</b> <sup>(1)</sup> | 0   | 0    |
| 1    | 1    | 0   | 0    | recessive                      | recessive                      | 0   | 0    |
| 1    | 1    | 0   | 1    | recessive                      | recessive                      | 0   | 0    |
| 1    | 1    | 1   | 0    | recessive                      | recessive                      | 0   | 1    |
| 1    | 1    | 1   | 1    | recessive                      | recessive                      | 1   | 1    |
| 1    | 1    | 1   | 1    | <b>dominant</b> <sup>(1)</sup> | recessive                      | 1   | 1    |
| 1    | 1    | 1   | 1    | recessive                      | <b>dominant</b> <sup>(1)</sup> | 1   | 1    |

Note:

- (1) Dominant detected by the corresponding receiver.

### 7.4 Receivers

Two bus receiving sections sense the states of the bus lines. Each receiver section consists of an input filter and a fast and accurate comparator. The aim of the input filter is to improve the immunity against high-frequency disturbances and also to convert the voltage at the bus lines CANHx and CANLx, which can vary from -12V to +12V, to voltages in the range 0 to 5V, which can be applied to the comparators.

The output signal of the comparators is gated by the ENBx signal. In the disabled state (ENBX = high), the output signal of the comparator will be replaced by a permanently recessive state and does not depend on the bus voltage. In the enabled state the receiver signal sent to the logic unit is identical to the comparator output signal.

### 7.5 Time-out Counter

To avoid that the transceiver drives a permanent dominant state on either of the bus lines (blocking all communication), time-out function is implemented. Signals on pins Tx0 and Text as well as both bus receivers are connected to the logic unit through independent timers. If the input of the timer stays dominant for longer than 25ms (see parameter  $t_{dom}$ ), it is replaced by a recessive signal on the timer output.

### 7.6 Feedback Suppression

The logic unit described in Table 3 constantly ensures that dominant symbols on one bus line are transmitted to the other bus line without imposing any priority on either of the lines. This feature would lead to an "interlock" state with permanent dominant signal transmitted to both bus lines, if no extra measure is taken.

Therefore a feedback suppression is included inside the logic unit of the transceiver. This block masks-out reception on that bus line, on which a dominant is actively transmitted. The reception becomes active again only with certain delay after the dominant transmission on this line is finished.

### 7.7 Power-on-Reset (POR)

While Vcc voltage is below the POR level, the POR circuit makes sure that:

- The counters are kept in the reset mode and stable state without current consumption
- Inputs are disabled (don't care)
- Outputs are high impedant; only Rx0 = high-level
- Analog blocks are in power down
- Oscillator not running and in power down
- CANHx and CANLx are recessive
- VREF output high impedant for POR not released

### 7.8 Over Temperature Detection

A thermal protection circuit is integrated to prevent the transceiver from damage if the junction temperature exceeds thermal shutdown level. Because the transmitters dissipate most of the total power, the transmitters will be switched off only to reduce power dissipation and IC temperature. All other IC functions continue to operate.

### 7.9 Fault Behavior

A fault like a short circuit is limited to that bus line where it occurs; hence data interchange from the protocol IC to the other bus system is not affected.

When the voltage at the bus lines is going out of the normal operating range (-12V to +12V), the receiver is not allowed to erroneously detect a dominant state.

### 7.10 Short Circuits

As specified in the maximum ratings, short circuits of the bus wires CANHx and CANLx to the positive supply voltage Vbat or to ground must not destroy the transceiver. A short circuit between CANHx and CANLx must not destroy the IC as well.

### 7.11 Faulty Supply

In case of a faulty supply (missing connection of the electronic unit or the transceiver to ground, missing connection of the electronic unit to Vbat or missing connection of the transceiver to Vcc), the power supply module of the electronic unit will operate such that the transceiver is not supplied, i.e. the voltage Vcc is below the POR level. In this condition the bus connections of the transceiver must be in the POR state.

If the ground line of the electronic unit is interrupted, Vbat may be applied to the Vcc pin (measured relative to the original ground potential, to which the other units on the bus are connected).

### 7.12 Reverse Electronic Unit (ECU) Supply

If the connections for ground and supply voltage of an electronic unit (ECU) (max. 50V) which provides Vcc for the transceiver are exchanged, this transceiver has a ground potential which may be up to 50V higher than that of the other transceivers. In this case no transceiver must be destroyed even if several of them are connected via the bus system.

Any exchange among the six connections CANH1, CANH2, CANL1, CANL2, ground, and supply voltage of the electronic unit at the connector of the unit must never lead to the destruction of any transceiver of the bus system.

## 8.0 Electrical Characteristics

### 8.1 Definitions

All voltages are referenced to GND. Positive currents flow into the IC. Sinking current means that the current is flowing into the pin. Sourcing current means that the current is flowing out of the pin.

### 8.2 Absolute Maximum Ratings

Stresses above those listed in Table 4 may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Table 4: Absolute Maximum Ratings

| Symbol                 | Parameter  | Conditions                           | Min.       | Max.           | Unit    |
|------------------------|--|--------------------------------------|------------|----------------|---------|
| $V_{CC}$               | Supply voltage   |                                      | -0.3       | +7             | V       |
| $V_{CANHx}$            | DC voltage at pin CANH1/2  | $0 < V_{CC} < 5.25V$ ; no time limit | -45        | +45            | V       |
| $V_{CANLx}$            | DC voltage at pin CANL1/2  | $0 < V_{CC} < 5.25V$ ; no time limit | -45        | +45            | V       |
| $V_{digIO}$            | DC voltage at digital IO pins (EN1B, EN2B, Rint, Rx0, Text, Tx0) |                                      | -0.3       | $V_{CC} + 0.3$ | V       |
| $V_{REF}$              | DC voltage at pin $V_{REF}$                                      |                                      | -0.3       | $V_{CC} + 0.3$ | V       |
| $V_{tran}(CANHx)$      | Transient voltage at pin CANH1/2                                 | Note 1                               | -150       | +150           | V       |
| $V_{tran}(CANLx)$      | Transient voltage at pin CANL1/2                                 | Note 1                               | -150       | +150           | V       |
| $V_{esd}(CANLx/CANHx)$ | ESD voltage at CANH1/2 and CANL1/2 pins                          | Note 2<br>Note 4                     | -4<br>-500 | +4<br>+500     | kV<br>V |
| $V_{esd}$              | ESD voltage at all other pins                                    | Note 2<br>Note 4                     | -2<br>-250 | +2<br>+250     | kV<br>V |
| Latch-up               | Static latch-up at all pins                                      | Note 3                               |            | 100            | mA      |
| $T_{stg}$              | Storage temperature  |                                      | -55        | +155           | °C      |
| $T_{amb}$              | Ambient temperature  |                                      | -40        | +125           | °C      |
| $T_{junc}$             | Maximum junction temperature                                     |                                      | -40        | +150           | °C      |

Notes:

- (1) Applied transient waveforms in accordance with "ISO 7637 part 3", test pulses 1, 2, 3a, and 3b (see Figure 6).
- (2) Standardized human body model (HBM) ESD pulses in accordance to MIL883 method 3015. Supply pin 8 is  $\pm 2$  kV.
- (3) Static latch-up immunity: static latch-up protection level when tested according to EIA/JESD78.
- (4) Standardized charged device model ESD pulses when tested according to EOS/ESD DS5.3-1993.

### 8.3 Thermal Characteristics

Table 5: Thermal Characteristics

| Symbol         | Parameter   | Conditions  | Value | Unit |
|----------------|---|-------------|-------|------|
| $R_{th}(vj-a)$ | Thermal resistance from junction to ambient in SO20 package | In free air | 85    | K/W  |
| $R_{th}(vj-s)$ | Thermal resistance from junction to substrate of bare die   | In free air | 45    | K/W  |

### 8.4 DC Characteristics

$V_{CC} = 4.75$  to  $5.25V$ ;  $T_{junc} = -40$  to  $+150^{\circ}C$ ;  $R_{LT} = 60\Omega$  unless specified otherwise.

Table 6: DC and Timing Characteristics

| Symbol  | Parameter  | Conditions   | Min.                 | Typ.                 | Max.                 | Unit      |
|---|--|--|----------------------|----------------------|----------------------|-----------|
| <b>Supply (pin <math>V_{CC}</math>)</b>                     |  |  |                      |                      |                      |           |
| $I_{CC}$  | Supply current, no loads on digital outputs, both busses enabled                       | Dominant transmitted<br>Recessive transmitted                              |                      | 45                   | 137.5<br>19.5        | mA<br>mA  |
| PORL_VCC  | Power-on-reset level on $V_{CC}$   |  | 2.2                  |                      | 4.7                  | V         |
| <b>Digital Inputs (Tx0, Text, EN1B, EN2B)</b>               |  |  |                      |                      |                      |           |
| $V_{IH}$  | High-level input voltage   |  | $0.7 \times V_{CC}$  | -                    | $V_{CC}$             | V         |
| $V_{IL}$  | Low-level input voltage  |  | -0.3                 | -                    | $0.3 \times V_{CC}$  | V         |
| $I_{IH}$  | High-level input current   | $V_{IN} = V_{CC}$  | -5                   | 0                    | +5                   | $\mu A$   |
| $I_{IL}$  | Low-level input current  | $V_{IN} = 0V$  | -75                  | -200                 | -350                 | $\mu A$   |
| $C_i$   | Input capacitance  | Not tested   | -                    | 5                    | 10                   | pF        |
| <b>Digital Outputs (pin Rx0, Rint)</b>                      |  |  |                      |                      |                      |           |
| $I_{oh}$  | High-level output current  | $V_o = 0.7 \times V_{CC}$  | -5                   | -10                  | -15                  | mA        |
| $I_{ol}$  | Low-level output current   | $V_o = 0.3 \times V_{CC}$  | 5                    | 10                   | 15                   | mA        |
| <b>Reference Voltage Output (pin <math>V_{REF1}</math>)</b> |  |  |                      |                      |                      |           |
| $V_{REF}$   | Reference output voltage   | $-50\mu A < I_{VREF} < +50\mu A$   | $0.45 \times V_{CC}$ | $0.50 \times V_{CC}$ | $0.55 \times V_{CC}$ | V         |
| $V_{REF\_CM}$   | Reference output voltage for full common mode range                                    | $-35V < V_{CANHx} < +35V$ ;<br>$-35V < V_{CANLx} < +35V$                   | $0.40 \times V_{CC}$ | $0.50 \times V_{CC}$ | $0.60 \times V_{CC}$ | V         |
| <b>Bus Lines (pins CANH1/2 and CANL1/2)</b>                 |  |  |                      |                      |                      |           |
| $V_{o(reces)}(CANHx)$                                       | Recessive bus voltage at pin CANH1/2   | $V_{Tx0} = V_{CC}$ ; no load   | 2.0                  | 2.5                  | 3.0                  | V         |
| $V_{o(reces)}(CANLx)$                                       | Recessive bus voltage at pin CANL1/2   | $V_{Tx0} = V_{CC}$ ; no load   | 2.0                  | 2.5                  | 3.0                  | V         |
| $I_{o(reces)}(CANHx)$                                       | Recessive output current at pin CANH1/2  | $-35V < V_{CANHx} < +35V$ ;<br>$0V < V_{CC} < 5.25V$                       | -2.5                 | -                    | +2.5                 | mA        |
| $I_{o(reces)}(CANLx)$                                       | Recessive output current at pin CANL1/2  | $-35V < V_{CANLx} < +35V$ ;<br>$0V < V_{CC} < 5.25V$                       | -2.5                 | -                    | +2.5                 | mA        |
| $V_{o(dom)}(CANHx)$   | Dominant output voltage at pin CANH1/2   | $V_{Tx0} = 0V$   | 3.0                  | 3.6                  | 4.25                 | V         |
| $V_{o(dom)}(CANLx)$   | Dominant output voltage at pin CANL1/2   | $V_{Tx0} = 0V$   | 0.5                  | 1.4                  | 1.75                 | V         |
| $V_{i(dif)}(bus)$   | Differential bus output voltage ( $V_{CANHx} - V_{CANLx}$ )                            | $V_{Tx0} = 0V$ ; dominant;<br>$42.5\Omega < R_{LT} < 60\Omega$             | 1.5                  | 2.25                 | 3.0                  | V         |
|   |  | $V_{Tx0} = V_{CC}$ ; recessive;<br>no load                                 | -120                 | 0                    | +50                  | mV        |
| $I_{o(sc)}(CANHx)$  | Short circuit output current at pin CANH1/2  | $V_{CANHx} = 0V$ ; $V_{Tx0} = 0V$  | -45                  | -70                  | -120                 | mA        |
| $I_{o(sc)}(CANLx)$  | Short circuit output current at pin CANL1/2  | $V_{CANLx} = 36V$ ; $V_{Tx0} = 0V$   | 45                   | 70                   | 120                  | mA        |
| $V_{i(dif)}(th)$  | Differential receiver threshold voltage  | $-5V < V_{CANLx} < +12V$ ;<br>$-5V < V_{CANHx} < +12V$ ;<br>see Figure 7   | 0.5                  | 0.7                  | 0.9                  | V         |
| $V_{ihcm}(dif)(th)$   | Differential receiver threshold voltage for high common-mode                           | $-35V < V_{CANLx} < +35V$ ;<br>$-35V < V_{CANHx} < +35V$ ;<br>see Figure 7 | 0.3                  | 0.7                  | 1.05                 | V         |
| $V_{i(dif)}(hys)$   | Differential receiver input voltage hysteresis   | $-35V < V_{CANL} < +35V$ ;<br>$-35V < V_{CANH} < +35V$ ;<br>see Figure 7   | 50                   | 70                   | 100                  | mV        |
| $R_{i(cm)}(CANHx)$  | Common-mode input resistance at pin CANH1/2  |  | 15                   | 26                   | 37                   | $K\Omega$ |
| $R_{i(cm)}(CANLx)$  | Common-mode input resistance at pin CANL1/2  |  | 15                   | 26                   | 37                   | $K\Omega$ |
| $R_{i(cm)}(m)$  | Matching between pin CANH1/2 and pin CANL1/2 common-mode input resistance              | $V_{CANHx} = V_{CANLx}$  | -3                   | 0                    | +3                   | %         |
| $R_{i(dif)}$  | Differential input resistance  |  | 25                   | 50                   | 75                   | $K\Omega$ |
| $C_{i}(CANHx)$  | Input capacitance at pin CANH1/2   | $V_{Tx0} = V_{CC}$ ; not tested  |                      | 7.5                  | 20                   | pF        |
| $C_{i}(CANLx)$  | Input capacitance at pin CANL1/2   | $V_{Tx0} = V_{CC}$ ; not tested  |                      | 7.5                  | 20                   | pF        |
| $C_{i}(dif)$  | Differential input capacitance   | $V_{Tx0} = V_{CC}$ ; not tested  |                      | 3.75                 | 10                   | pF        |
| $I_{LI}(CANHx)$   | Input leakage current at pin CANH1/2   | $V_{CC} < PORL\_VCC$ ;<br>$-5.25V < V_{CANHx} < 5.25V$                     | -350                 | 170                  | 350                  | $\mu A$   |
| $I_{LI}(CANLx)$   | Input leakage current at pin CANL1/2   | $V_{CC} < PORL\_VCC$ ;<br>$-5.25V < V_{CANLx} < 5.25V$                     | -350                 | 170                  | 350                  | $\mu A$   |
| $V_{CM-peak}$   | Common-mode peak during transition from dom $\rightarrow$ rec or rec $\rightarrow$ dom | See Figure 11  | -1000                |                      | 1000                 | mV        |
| $V_{CM-step}$   | Difference in common-mode between dominant and recessive state                         | See Figure 11  | -250                 |                      | 250                  | mV        |

Table 6: DC and Timing Characteristics (Continued)

| Symbol  | Parameter   | Conditions                 | Min.              | Typ. | Max. | Unit |
|---|---|----------------------------|-------------------|------|------|------|
| <b>Thermal Shutdown</b>   |   |                            |                   |      |      |      |
| $T_{(isd)}$   | Shutdown junction temperature   |                            | 150               |      |      | °C   |
| <b>Timing Characteristics (see Figure 8: Test Circuit for Timing Characteristics and Figure 9: Timing Diagram for AC Characteristics)</b> |   |                            |                   |      |      |      |
| $t_{d(Tx-BUSon)}$   | Delay Tx0/Text to bus active  |                            | 40                | 85   | 120  | ns   |
| $t_{d(Tx-BUSoff)}$  | Delay Tx0/Text to bus inactive  |                            | 30                | 60   | 115  | ns   |
| $t_{d(BUSon-RX)}$   | Delay bus active to Rx0/Rint  |                            | 25                | 55   | 115  | ns   |
| $t_{d(BUSoff-RX)}$  | Delay bus inactive to Rx0/Rint  |                            | 65                | 100  | 145  | ns   |
| $t_{d(ENxB)}$   | Delay from EN1B to bus active/inactive                                |                            |                   | 100  | 200  | ns   |
| $t_{d(Tx-Rx)}$  | Delay from Tx0 to Rx0/Rint and from Text to Rx0 (direct logical path) | 15pF on the digital output | 4                 | 10   | 35   | ns   |
| $t_{dom}$   | Time out counter interval   |                            | 15                | 25   | 45   | ms   |
| $t_{d(FBS)}$  | Delay for feedback suppression release                                |                            | 5+                |      | 300  | ns   |
|   |   |                            | $t_{d(BUSon-RX)}$ |      |      |      |

### 8.5 Measurement Set-ups and Definitions

Schematics are given for single CAN transceiver.




Figure 6: Test Circuit for Automotive Transients




Figure 7: Hysteresis of the Receiver




Figure 8: Test Circuit for Timing Characteristics






Figure 9: Timing Diagram for AC Characteristics



PC20071011.10

Figure 10: Basic Test Set-up for Electromagnetic Measurement




PD20070614.1

Figure 11: Common-mode Voltage Peaks (see measurement set-up Figure 10)

## 9.0 Package Outline

SOIC-20: Plastic small outline; 20 leads; body width 300mil.



FD19944-B

20 LEAD SOIC



AMI SEMICONDUCTOR, Inc.  
 2300 Ducktail Rd., Foxborough, MA 01931

## 10.0 Soldering

### 10.1 Introduction to Soldering Surface Mount Packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in the AMIS "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011). There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards (PCBs) with high population densities. In these situations re-flow soldering is often used.

### 10.2 Re-flow Soldering

Re-flow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the PCB by screen printing, stencilling or pressure-syringe dispensing before package placement. Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical re-flow peak temperatures range from 215 to 250°C. The top-surface temperature of the packages should preferably be kept below 230°C.

### 10.3 Wave Soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or PCBs with a high component density, as solder bridging and non-wetting can present major problems. To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - Larger than or equal to 1.27mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the PCB;
  - Smaller than 1.27mm, the footprint longitudinal axis must be parallel to the transport direction of the PCB. The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the PCB. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured. Typical dwell time is four seconds at 250°C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 10.4 Manual Soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300°C. When using a dedicated tool, all other leads can be soldered in one operation within two to five seconds between 270 and 320°C.

Table 7: Soldering Process

| Package                         | Soldering Method                  |                        |
|---------------------------------|-----------------------------------|------------------------|
|                                 | Wave                              | Re-flow <sup>(1)</sup> |
| BGA, SQFP                       | Not suitable                      | Suitable               |
| HLQFP, HSQFP, HSOP, HTSSOP, SMS | Not suitable <sup>(2)</sup>       | Suitable               |
| PLCC <sup>(3)</sup> , SO, SOJ   | Suitable                          | Suitable               |
| LQFP, QFP, TQFP                 | Not recommended <sup>(3)(4)</sup> | Suitable               |
| SSOP, TSSOP, VSO                | Not recommended <sup>(5)</sup>    | Suitable               |

Notes:

1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods."
2. These packages are not suitable for wave soldering as a solder joint between the PCB and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65mm.
5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5mm.

## 11.0 Revision History

---

| Revision | Date         | Description     |
|----------|--------------|-----------------|
| 1.0      | October 2007 | Initial version |

## 12.0 Company or Product Inquiries

---

For more information about AMI Semiconductor's products or services visit our Web site at <http://www.amis.com/sales>.

Devices sold by AMIS are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. AMIS makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. AMIS makes no warranty of merchantability or fitness for any purposes. AMIS reserves the right to discontinue production and change specifications and prices at any time and without notice. AMI Semiconductor's products are intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment, are specifically not recommended without additional processing by AMIS for such applications. Copyright ©2007 AMI Semiconductor, Inc.