

41NG and 41NP Quad Differential Line Drivers

Features


- Surge-protected to ± 60 V for 10 μ s
- Pin-equivalent to the general-trade 26LS31 device, with improved speed, reduced power consumption, and significantly lower levels of EMI
- Four line drivers per package
- Meets ESDI standards
- 5.0 ns maximum propagation delay
- Single 5.0 V supply
- Operating temperature range: 0 °C to 85 °C (See Section 9.)
- 200 Mbits/s maximum data rates when used with the 41Lx or 41Mx receivers
- Logic to convert TTL input logic levels to differential, pseudo-ECL output logic levels
- No line loading when $V_{cc} = 0$ V
- High output driver for 50 Ω loads
- 200 mA short-circuit current (typical)
- <0.2 ns output skew (typical)

Description

The 41NG and 41NP Quad Differential Line Driver integrated circuits are TTL-input-to-pseudo-ECL-differential-output line drivers used for digital data transmission over balanced transmission lines. A unique feature these devices offer is their surge-protection capabilities of ± 60 V for 10 μ s (Figure 6-7). The 41NG requires the customer to supply terminating resistors on the circuit boards while the 41NP incorporates the terminating resistors on-chip. The 41NG/41NP line drivers are pin equivalent to the general-trade 26LS31, but offer increased speed, decreased power consumption, and significantly lower levels of electromagnetic interference (EMI).

The packaging options that are available for the quad differential line drivers include a 16-pin DIP (41NG, 41NP), a 16-pin J-lead SOJ (1041NG, 1041NP), a 16-pin gull-wing SOIC (1141NG, 1141NP), and a 16-pin narrow-body gull-wing SOIC (1241NG).

Pin Information



12-2038C

Note: The device is disabled when E = 0 and E-bar = 1.

Figure 3-2. 41NG and 41NP Logic Diagrams

Absolute Maximum Ratings

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------|------------------|-----|-----|------|
| Power Supply Voltage | V _{cc} | — | 7.0 | V |
| Ambient Operating Temperature | T _A | 0 | 85 | °C |
| Storage Temperature | T _{stg} | -40 | 125 | °C |

Handling Precautions

CAUTION: This device is susceptible to damage as a result of electrostatic discharge. Take proper precautions during both handling and testing. Follow guidelines such as JEDEC Publication No. 108-A (Dec. 1988).

AT&T employs a human-body model (HBM) for ESD-susceptibility testing and protection-design evaluation. ESD voltage thresholds are dependent on the critical parameters used to define the model. The standard HBM (resistance = 1.5 kΩ, capacitance = 100 pF) is used. The HBM ESD threshold voltage presented here was obtained using this circuit.

| Device | Rating |
|-------------------|---------|
| 41NG/41NP Drivers | >3000 V |

Electrical Characteristics

Table 3-4. 41NG and 41NP Power Supply Current Characteristics

$T_A = 0\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$.

| Parameter | Symbol | Min | Typ | Max | Unit |
|--------------------------------|----------|-----|-----|-----|------|
| Power Supply Current: 41NG* | | | | | |
| All Outputs Disabled | I_{CC} | — | 60 | 85 | mA |
| All Outputs Enabled | I_{CC} | — | 35 | 50 | mA |
| 41NP† | | | | | |
| All Outputs Disabled | I_{CC} | — | 130 | 180 | mA |
| All Outputs Enabled | I_{CC} | — | 160 | 220 | mA |

* Measured with no load.

† The additional power dissipation is the result of integrating the termination resistors into the device. I_{CC} is measured with a $100\text{ }\Omega$ resistor across the driver outputs.

Table 3-5. 41NG and 41NP Voltage and Current Characteristics

$T_A = 0\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$.

| Parameter | Symbol | Min | Typ | Max | Unit |
|--|-------------------|------|------|------------------------|---------------|
| Output Voltages, $V_{CC} = 4.5\text{ V}$: | | | | | |
| Low, $I_{OL} = -8.0\text{ mA}^*$ | V_{OL} | — | 3.0 | $V_{OH} - 0.8^\dagger$ | V |
| High, $I_{OH} = -40.0\text{ mA}^*$ | V_{OH} | 3.0 | 4.0 | — | V |
| High Z, $I_{OH} = -1.0\text{ mA}$, $V_{CC} = 4.75\text{ V}$ | V_{OZ} | — | 2.0 | $V_{OH} - 0.02$ | V |
| Input Voltages: | | | | | |
| Low, $V_{CC} = 5.5\text{ V}$ | V_{IL}^\ddagger | — | — | 0.8 | V |
| High, $V_{CC} = 4.5\text{ V}$ | V_{IH}^\ddagger | 2.0 | — | — | V |
| Clamp, $V_{CC} = 4.5\text{ V}$, $I_I = -5.0\text{ mA}$ | V_{IK} | — | — | -1.5 | V |
| Short-circuit Output Current, $V_{CC} = 5.5\text{ V}$ | I_{OS}^\S | -100 | -200 | -300 | mA |
| Input Currents, $V_{CC} = 5.5\text{ V}$: | | | | | |
| Low, $V_I = 0.4\text{ V}$ | I_{IL} | — | — | -400 | μA |
| High, $V_I = 2.7\text{ V}$ | I_{IH} | — | — | 20 | μA |
| Reverse, $V_I = 5.5\text{ V}$ | I_{IH} | — | — | 100 | μA |
| Output Resistors (41NP) | R_O | — | 220 | — | Ω |

* Typical value of the output current with load for the 41NG and the 41NP when terminated per Figure 6-5.

† V_{OL} must be a minimum of 0.8 V less than its complementary output.

‡ The input levels provide zero noise immunity and should be tested only in a static, noise-free environment.

§ Test must be performed one lead at a time to prevent damage to the device.

Timing Characteristics

Table 3-6. 41NG and 41NP Timing Characteristics (See Figures 6-1 and 6-2.)

Propagation-delay test circuit connected to output (see Figure 6-6).

$T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$.

| Symbol | Parameter | Typ | Max | Unit |
|-------------------|--|-----|-----|------|
| t_{P1} | Propagation Delay: Input High to Output | 3.5 | 5.0 | ns |
| t_{P2} | Input Low to Output | 3.5 | 5.0 | ns |
| t_{PHZ} | Disable Time: High to High Impedance | 10 | 15 | ns |
| t_{PLZ} | Low to Low Impedance | 10 | 15 | ns |
| t_{PZH} | Enable Time: High Impedance to High | 10 | 15 | ns |
| t_{PZL} | High Impedance to Low | 10 | 15 | ns |
| t_{skew} | Output Skew, $ t_{P1} - t_{P2} $ | 0.2 | 0.5 | ns |
| Δt_{skew} | Difference Between Drivers | 0.3 | 0.5 | ns |
| t_{tLH} | Rise Time | — | 2.0 | ns |
| t_{tHL} | Fall Time | — | 2.0 | ns |