

# Model 645H Very Low Jitter HCSL Clock

# Features

- High Speed Current Steering Logic [HCSL] Output
- Ceramic Surface Mount Package
- Low Phase Jitter Performance, 500fs Typical
- Fundamental or 3<sup>rd</sup> Overtone Crystal Design
- Frequency Range 13.5MHz 160MHz \*
- +2.5V or +3.3V Operation
- Output Enable Standard
- Tape and Reel Packaging, EIA-418

# **Applications**

- PCI Express [PCIe]
- Data Storage Systems
- Ethernet Line Cards
- Serial ATA Express [SATAe]
- Intel Chipsets
- Network Servers
- Switches and Routers
- Set-Top Boxes/DVRs

Part Dimensions: 5.0 × 3.2 × 1.4mm • 58.1mg

Connect

 Standard Frequencies
 - 100MHz
 - 155.52MHz

 - 25MHz
 - 106.25MHz
 - 156.25MHz

 - 27MHz
 - 106.25MHz
 - 156.25MHz


 - 50MHz
 - 125MHz
 - 186.25MHz

 \* Check with factory for availability of frequencies not listed.
 - 186.25MHz

# Description

CTS Model 645H is a low cost, high performance clock oscillator supporting HCSL output. Employing the latest IC technology, M645H has excellent stability and low phase jitter performance.

# **Ordering Information**



Notes:

- 1] Refer to document 016-1454-0, Frequency Code Tables. 3-digits for frequencies <100MHz, 4-digits for frequencies 100MHz or greater.
- 2] Check factory for availability. Stability codes 2 and 3 only.

#### Not all performance combinations and frequencies may be available. Contact your local CTS Representative or CTS Customer Service for availability.

This product is specified for use only in standard commercial applications. Supplier disclaims all express and implied warranties and liability in connection with any use of this product in any non-commercial applications or in any application that may expose the product to conditions that are outside of the tolerances provided in its specification.

#### DOC#008-0582-1 Rev. C

www.ctscorp.com

Page 1 of 7



# **Operating Conditions**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
Maximum Supply Voltage	V <sub>CC</sub>	-	-0.3	-	4.0	V
Supply Voltage	N/	15.0/	2.375	2.5	2.625	V
Supply Voltage	Supply Voltage $V_{cc}$ -         -0.3         -         4.0           Itage $V_{cc}$ $\pm 5\%$ $2.375$ $2.5$ $2.625$ $3.135$ $3.3$ $3.465$ rrent $I_{cc}$ Maximum Load         -         - $60$ m           Temperature $T_A$ -         - $60$ m           -20 $+70$ +40         +25         +85           -40         +105         -         -         -	V				
Supply Current	66		-	-	60	mA
			-20		+70	
Operating Temperature	T <sub>A</sub>	-	-40	+25	+85	°C
			-40		+105	
Storage Temperature	T <sub>STG</sub>	-	-50	-	+125	°C

### Frequency Stability

PARAMETER	SYMBOL	CONDITIONS	MIN	MIN TYP MAX					
Frequency Range	f <sub>o</sub>	-		13.5 - 160					
Frequency Stability [Note 1]	$\Delta f/f_{O}$	-	25	25, 30, 50 or 100					
Aging	$\Delta f/f_{25}$	First Year @ +25°C, nominal V <sub>CC</sub>	-5	-5 ±3 5					
1.] Inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 1st year aging.									

### **Output Parameters**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT	
Output Type	-	-		HCSL		-	
Output Load	RL	Terminated to ground	-	50	-	Ohms	
Output Voltage Levels	V <sub>OH</sub>	HCSI Load	-580	-	850	mV	
Output Voltage Levels	V <sub>OL</sub>	HCSE LOad	-150	-	150	IIIV	
Output Duty Cycle	SYM	Differential Output, @ V <sub>CC</sub> - 1.3V	45	-	55	%	
Differential Output Voltage V <sub>OD</sub> R <sub>L</sub> = 50 Ohms to grou		R <sub>L</sub> = 50 Ohms to ground	0.4	-	-	Vp-p	
Rise and Fall Time	T <sub>R</sub> , T <sub>F</sub>	@ 20%/80% Levels, R <sub>L</sub> = 50 Ohms to ground	-	0.50	0.70	ns	

#### **Output Parameters**

PARAMETER SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNIT	
Start Up Time	Ts	Application of $V_{CC}$	-	5	10	ms	
Enable Function [Standby]							
Enable Input Voltage $V_{IH}$		Pin 1 Logic '1', Output Enabled	$0.7V_{CC}$	-	-	V	
Disable Input Voltage	VIL	Pin 1 Logic '0', Output Disabled	-	-	$0.3V_{CC}$	V	
Disable Current	I <sub>IL</sub>	Pin 1 Logic '0', Output Disabled	-	15	-	μΑ	
Enable Time	T <sub>PLZ</sub>	Pin 1 Logic '1', Output Enabled	-	-	2	ms	
Phase Jitter, RMS	tjrms	Bandwidth 12 kHz - 20 MHz	-	500	-	fs	

DOC#008-0582-1 Rev. C

#### www.ctscorp.com




# Enable Truth Table


Pin 1	Pin 4 & Pin 5
Logic '1'	Output
Open	Output
Logic 'O'	High Imp.

#### Test Circuit

HCSL



### Output Waveform



DOC#008-0582-1 Rev. C

#### www.ctscorp.com


Page 3 of 7



## Performance Data

Phase Noise [typical]

100.00MHz, HCSL,  $V_{CC}$  = 3.3V,  $T_A$  = +25°C



DOC#008-0582-1 Rev. C

#### www.ctscorp.com

Page 4 of 7

©2017 CTS® Corporation. Information/product(s) subject to change. No warranty that product(s) will meet the stated specifications for customer specific applications or test equipment. Visit www.ctscorp.com for list of the test of test of



# Performance Data

#### Phase Noise Tabulated

Typical, 100.00MHz, HCSL,  $V_{CC}$  = 3.3V,  $T_A$  = +25°C


SYMBOL	CONDITIONS	ТҮР	UNIT
	Single Side Band		
	@ 10Hz	-75.9328	
	@ 100Hz	-106.9929	
@ 1kHz		-135.1951	dBc/Hz
-	@ 10kHz	-144.2209	UDC/ NZ
	@ 100kHz	-152.8159	
	@ 1MHz	-153.5793	
	@ 10MHz	-154.8219	
tjrms	Integration Bandwidth 12kHz - 20MHz	188.2315	fs
	-	Single Side Band @ 10Hz @ 100Hz @ 1kHz @ 10kHz @ 100kHz @ 10MHz @ 10MHz	Single Side Band @ 10Hz -75.9328 @ 10Hz -106.9929 @ 1kHz -135.1951 @ 10kHz -144.2209 @ 100kHz -152.8159 @ 10MHz -153.5793 @ 10MHz -154.8219




# Model 645H Very Low Jitter HCSL Clock

# **Mechanical Specifications**

# Package Drawing



# Recommended Pad Layout



# Pin Assignments

Pin	Symbol	Function
1	EOH	Enable
2	N.C.	No Connect
3	GND	Circuit & Package Ground
4	Output	RF Output
5	N.C.	No Connect
6	V <sub>cc</sub>	Supply Voltage

### Table I - Date Code

	MONTH YEAR		JAN	FEB	MAR	APR	MAY	JUN	JUL	AUG	SEP	ОСТ	NOV	DEC		
			JAN	JAN FED	WAR	АРК	IVIAT	1014	JUL	AUG	SEP	ост	NOV	DEC		
2001	2005	2009	2013	2017	А	В	С	D	Е	F	G	Н	J	К	L	Μ
2002	2006	2010	2014	2018	N	Р	Q	R	S	Т	U	V	W	Х	Y	Ζ
2003	2007	2011	2015	2019	а	b	С	d	е	f	g	h	j	k		m
2004	2008	2012	2016	2020	n	р	q	r	S	t	u	V	W	х	У	Z

# Marking Information

- 1. O Output Type; H = HCSL.
- 2. ST Frequency Stability/Temperature Code. [Refer to Ordering Information]
- 3. V Voltage Code; 3 = 3.3V, 2 = 2.5V.
- 4. D Date Code. See Table I for codes.
- xxxx Frequency Code.
   3-digits, frequencies below 100MHz
   4-digits, frequencies 100MHz or greater
   [See document 016-1454-0, Frequency Code Tables.]

### Notes

- 1. JEDEC termination code (e4). Barrier-plating is nickel [Ni] with gold [Au] flash plate.
- Reflow conditions per JEDEC J-STD-020; +260°C maximum, 20 seconds.
- 3. MSL = 1.


#### DOC#008-0582-1 Rev. C

#### www.ctscorp.com


Page 6 of 7



# Packaging - Tape and Reel



#### **Reel Drawing**



#### Notes

1. Device quantity is 1k pieces maximum per 180mm reel.

2. Complete CTS part number, frequency value and date code information must appear on reel and carton labels.