

# SMC82C37AC/-4/-5

## CMOS PROGRAMMABLE DMA CONTROLLER

- Four DMA Channels
- Low Supply Current


### DESCRIPTION

The SMC82C37AC/-4/-5 is an enhanced CMOS version of a programmable 4-channel Direct Memory Access (DMA) controller. The device is designed to improve system performance by permitting the CPU to off-load the task of moving blocks of data to and from memory via one of the DMA channels.


### FEATURES

- Four DMA channels
  - High data transfer rates ; up to 1.6M bytes/second
  - Enable/disable control of DMA request
  - Programmable features
    - ..... Logic polarity of DREQ and DACK
    - Fixed or rotating priority
    - Address increment or decrement
  - Automatic features
    - ..... Channel initialization
  - External DMA termination
  - Single power supply
    - ..... 5V ±10%
  - Package
    - ..... 40-pin DIP (plastic)
  - Clock frequency
    - SMC82C37AC : 3.1MHz
    - SMC82C37AC-4 : 4MHz
    - SMC82C37AC-5\* : 5MHz
- \*Under development

### BLOCK DIAGRAM



### PIN CONFIGURATION



## ■ ABSOLUTE MAXIMUM RATINGS

(V<sub>SS</sub>=0V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V <sub>DD</sub>	-0.3 to 7	V
Input voltage	V <sub>I</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>O</sub>	-0.3 to V <sub>DD</sub> +0.3	V
Operating free-air temperature range	T <sub>opr</sub>	0 to 70	°C
Storage temperature range	T <sub>stg</sub>	-65 to 150	°C

## ■ RECOMMENDED OPERATING CONDITIONS

(T<sub>a</sub>=0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply voltage	V <sub>DD</sub>	—	4.5	5	5.5	V
Supply voltage	V <sub>SS</sub>	—	—	0	—	V

## ■ ELECTRICAL CHARACTERISTICS

### ● DC Electrical Characteristics

(V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, T<sub>a</sub>=0 to 70°C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Low level input voltage	V <sub>IL</sub>	—	-0.3	—	0.8	V
High level input voltage	V <sub>IH</sub>	—	2.0	—	V <sub>CC</sub> +0.3	V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.0mA (data bus) I <sub>OL</sub> =3.2mA (other outputs)	—	—	0.45	V
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-200μA	2.4	—	—	V
		I <sub>OH</sub> =-100μA (HRQ only)	3.2	—	—	V
Input current	I <sub>I</sub>	V <sub>I</sub> =0 to V <sub>DD</sub>	-10	—	10	μA
Off state output current	I <sub>OZ</sub>	V <sub>I</sub> =0 to V <sub>DD</sub>	-10	—	10	μA
Supply current from V <sub>DD</sub>	I <sub>DD</sub>	V <sub>IH</sub> =V <sub>DD</sub> , V <sub>IL</sub> =V <sub>SS</sub> , f <sub>CLX</sub> =1/ t <sub>cy</sub> Min	—	—	15	mA

### ● AC Electrical Characteristics

#### ○ Slave mode

(V<sub>DD</sub>=5V±10%, V<sub>SS</sub>=0V, T<sub>a</sub>=0 to 70°C)

Parameter	Symbol	Conditions	SMC82C37AC		SMC82C37AC-4		SMC82C37AC-5		Unit
			Min	Max	Min	Max	Min	Max	
Address or $\overline{CS}$ setup time before read	t <sub>AR</sub>	—	0	—	0	—	0	—	ns
$\overline{CS}$ setup time before write rising edge	t <sub>CW</sub>	—	200	—	150	—	150	—	ns
Address setup time before write rising edge	t <sub>AW</sub>	—	200	—	150	—	150	—	ns
Data setup time before write rising edge	t <sub>DW</sub>	—	200	—	150	—	100	—	ns
Address or $\overline{CS}$ hold time after read	t <sub>RA</sub>	—	0	—	0	—	0	—	ns
$\overline{CS}$ hold time after write	t <sub>WC</sub>	—	0	—	0	—	0	—	ns
Address hold time after write	t <sub>WA</sub>	—	0	—	0	—	0	—	ns
Data hold time after write	t <sub>WD</sub>	—	0	—	0	—	0	—	ns
Read pulse width	t <sub>rw</sub>	—	300	—	250	—	200	—	ns
Write pulse width	t <sub>wws</sub>	—	200	—	200	—	160	—	ns
Reset pulse width	t <sub>RSTW</sub>	—	300	—	300	—	300	—	ns
Supply voltage setup time before reset	t <sub>RSTD</sub>	—	500	—	500	—	500	—	ns
Reset setup time before read or write	t <sub>RSTS</sub>	—	2t <sub>cy</sub>	—	2t <sub>cy</sub>	—	2t <sub>cy</sub>	—	ns
Data output enable after read	t <sub>RDE</sub>	—	—	200	—	200	—	140	ns
Data output disable after read	t <sub>RDF</sub>	—	0	100	0	100	0	70	ns

○DMA mode


( $V_{DD}=5V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a=0$  to  $70^\circ C$ )

Parameter	Symbol	Conditions	SMC82C37AC		SMC82C37AC-4		SMC82C37AC-5		Unit
			Min	Max	Min	Max	Min	Max	
Propagation time from clock to AEN	t <sub>AEL</sub>	—	—	300	—	225	—	200	ns
Propagation time from clock to AEN	t <sub>AET</sub>	—	—	200	—	150	—	130	ns
Propagation time from clock to address active	t <sub>FAAB</sub>	—	—	250	—	190	—	170	ns
Propagation time from clock to address stable	t <sub>ASM</sub>	—	—	250	—	190	—	170	ns
Propagation time from clock to address floating	t <sub>AFAB</sub>	—	—	150	—	120	—	90	ns
Propagation time from clock to data active	t <sub>FADB</sub>	—	—	300	—	225	—	200	ns
Propagation time from clock to data floating	t <sub>AFDB</sub>	—	—	250	—	190	—	170	ns
Propagation time from clock to ADSTB	t <sub>STL</sub>	—	—	200	—	150	—	130	ns
Propagation time from clock to ADSTB	t <sub>STT</sub>	—	—	140	—	110	—	90	ns
Data setup time before ADSTB	t <sub>ASS</sub>	—	—	100	—	100	—	100	ns
Data hold time after ADSTB	t <sub>AHS</sub>	—	—	50	—	40	—	30	ns
Propagation time from clock to read or write active	t <sub>FAC</sub>	—	—	200	—	150	—	150	ns
Propagation time from clock to read or write	t <sub>DCL</sub>	—	—	270	—	200	—	190	ns
Propagation time from clock to read	t <sub>DCTR</sub>	—	—	270	—	210	—	190	ns
Propagation time from clock to write	t <sub>DCTW</sub>	—	—	200	—	150	—	130	ns
Propagation time from clock to read or write floating	t <sub>AFC</sub>	—	—	150	—	120	—	120	ns
Address hold time after read	t <sub>AHR</sub>	—	—	t <sub>cy</sub> -100	—	t <sub>cy</sub> -100	—	t <sub>cy</sub> -100	ns
Address hold time after write	t <sub>AHW</sub>	—	—	t <sub>cy</sub> -50	—	t <sub>cy</sub> -50	—	t <sub>cy</sub> -50	ns
Data setup time before MEMW	t <sub>ODV</sub>	—	—	200	—	125	—	125	ns
Data hold time after MEMW	t <sub>ODH</sub>	—	—	20	—	20	—	10	ns
Propagation time from clock to DACK	t <sub>AK</sub>	—	—	—	250	—	220	—	170
Propagation time from clock to EOP output		—	—	—	250	—	190	—	170
Propagation time from clock to HRQ	t <sub>DQ</sub>	"H" 2.0V	—	—	160	—	120	—	ns
Propagation time from clock to HRQ		"H" 3.3V	—	—	250	—	190	—	
Clock high width	t <sub>CH</sub>	—	—	120	—	100	—	80	ns
Clock low width	t <sub>CL</sub>	—	—	150	—	110	—	68	ns
Clock period	t <sub>CY</sub>	—	—	320	—	250	—	200	ns
External EOP setup time before clock	t <sub>EPS</sub>	—	—	60	—	45	—	40	ns
External EOP pulse width	t <sub>EPW</sub>	—	—	300	—	225	—	220	ns
DREQ setup time before clock	t <sub>OS</sub>	—	—	0	—	0	—	0	ns
Ready setup time before clock	t <sub>RS</sub>	—	—	100	—	60	—	60	ns
Ready hold time after clock	t <sub>RH</sub>	—	—	20	—	20	—	20	ns
HLDA setup time before clock	t <sub>HS</sub>	—	—	100	—	75	—	75	ns
Data setup time before MEMR	t <sub>IDS</sub>	—	—	250	—	190	—	170	ns
Data hold time after MEMR	t <sub>IDH</sub>	—	—	0	—	0	—	0	ns


Notes: AC testing waveform  
 Input pulse level 0.45V to 2.4V  
 Input pulse rise time 10ns  
 Input pulse fall time 10ns

Reference level  
 input  
 output

$V_{IH}=2V$ ,  $V_{IL}=0.8V$   
 $V_{OH}=2V$ ,  $V_{OL}=0.8V$




●Timing Chart  
 Reset Timing







## Memory to Memory Transfer



## Ready Input Timing



## Compressed Transfer Timing



## FUNCTIONS

The SMC82C37AC/-4/-5 is a programmable 4-channel DMA controller. The device offers a variety of programmable control features that can be dynamically reconfigured under program control. There are three programmable transfer modes : single, block and demand. There is also a full 64K address and word count capability per channel.

The device consists of three basic control blocks : the timing control block, the program command control block and the priority encoder block. To start a DMA operation, set a start address, an end address, a mode, and commands. The device requests control of the system bus when HRQ=1 is valid. The CPU acknowledges that it has relinquished control of the system bus via the hold acknowledge pin (HLDA=1) to the SMC 82C37AC/-4/-5. A DACK signal is then sent to the highest priority channel and DMA operation begins.

In the process of the DMA operation, addressing is performed in two bytes. The low byte is outputs A7-A0 and the high byte is outputs DB7-DB0; the high byte is sent to an external address latch. After the address is transmitted, the read/write control signals are sent to memory ( $\overline{\text{MEMR}}/\overline{\text{MEMW}}$ ) or to a peripheral ( $\overline{\text{IOR}}/\overline{\text{IOW}}$ ).

## APPLICATIONS

DMA control of peripheral equipment such as floppy disks and CRT terminals that require high-speed data transfer.

## PACKAGE DIMENSIONS

