October 1994

DP84910 (-36/-50) Integrated Read Channe

National Semiconductor

DP84910 (-36/-50) Integrated Read Channel

General Description

The DP84910 integrates most functions of the hard disk read channel electronics onto a single 5V chip. It incorporates a pulse/servo detector, a programmable integrated channel filter, a data synchronizer, a frequency synthesizer, and a serial port interface. The chip receives data from a read preamplifier, filters and peak detects the read pulses for both data and embedded servo information and resynchronizes the data with the system clock.

The DP84910 is available in two versions, DP84910VHG-36 and DP84910VHG-50. The DP84910VHG-36 is specified to operate over a data rate range of 7.5 Mbits/sec to 36 Mbits/sec. The other version, DP84910VHG-50, will operate over a data rate range of 13.7 Mbits/sec to 50 Mbits/ sec.

This device is specifically designed to address zoned data rate applications. A channel filter with control register selectable cutoff frequency and equalization is provided onchip. This eliminates the need for multiple external channel filters and allows for greater flexibility in the selection of zone frequencies. The frequency synthesizer provides center frequency information for the data synchronizer and a variable frequency write clock. There is no need for any offchip frequency setting components or DACs.

A four-bank control register is included to control zoning operations and configure general chip functions. At V_{CC} power-up the chip self-configures by presetting all bits in the control register to predetermined operating setup conditions.

Independent power down control for all of the major blocks within the chip is provided via three bits in the control register (SYNC_PWR_DN, STH_PWR_DN and PD_PWR_DN) to manage power consumption. In addition, two pins (SLEEP and IDLE/SERVO) are available to control power management. The sleep mode pin (SLEEP) powers down all circuitry on the chip including the control register. In this mode the maximum power supply current is 2 mA; the control register data must be reentered when exiting this mode. The idle/servo mode pin (IDLE/SERVO) toggles the device between the idle and servo modes. In the idle mode, only the control register and pulse detector biasing circuitry necessary for a quick recovery are active. In the servo mode, the pulse detector portions needed for servo detection are active as well as the control register. Less than 15 μ s is required for the pulse detector to recover from the idle condition. The control register data is not lost when this pin is toggled. The pin can be rapidly toggled (<15 μ s) to achieve average power consumption savings and will keep the read/write head on track. Seventeen power and ground pins are provided to isolate major functional blocks and allow for independent supply voltage filtering, thus en-(Continued) hancing noise immunity.



General Description (Continued)

The pulse detector section detects the peaks of the analog pulses from the read preamplifier and converts them to digital pulses whose leading edges represent the time position of the analog pulses' peaks. In order to not interpret noise on the baseline as input data, hysteresis is included. The hysteresis level for a data field is set at the SETHYSD pin while the hysteresis level for a servo field is set at the SETHYSS pin. A third pin (SFIELD) is used to select between these two levels of hysteresis. This allows for the setting of different hysteresis level is also selectable in 8 steps through bits in the control register (HYS_VTH0-HYS_VTH2) with the level set at the SETHYSD pin as the nominal value.

The pulse detector section includes an automatic gain control (AGC) circuit which normalizes the analog data signal to a constant amplitude. The response of the AGC is partially controlled by one of the device's pins (VAGCIN). Two VAGCIN pins (VAGCIND, VAGCINS) are provided so that different capacitor values can be selected to provide different AGC time constants for data and servo field information. The switching between these pins/capacitors is controlled by the SFIELD pin. The SERVO control register bit can enable (or disable) the SFIELD pin's ability to control the amount of equalization provided to the on-chip channel filter. When enabled, the state of the SFIELD pin selects between two groups of control register bits (EQ0, EQ1, EQ2 and SERVO_EQ0, SERVO_EQ1, SERVO_EQ2) which can separately determine the amount of equalization provided. This feature allows for an adjustment of the channel filter bandwidth in a servo field. Thus the channel filter can have different bandwidths in a servo field and a data field.

The pulse detector section has a delayed, low impedance switch at the gain controlled amplifier inputs (AMPIN1, AM-PIN2) which allows for rapid recovery from the write mode. The amount of delay (either 1.7 µs or 3.4 µs) coming out of the low impedance mode is selectable through a bit in the control register (SLOW). A pattern insensitive, fast responding AGC circuit (with HOLD function) allows rapid head switch settling and embedded servo normalization. Selectable delay (in four steps) in the qualification channel, along with a "view internal signals" mode, allow the timing and qualification channels to be optimally aligned. Four gated servo detectors are incorporated for recovery of quadrature embedded servo information. The four peak detected values are available at the SERVO CAPACITOR outputs (SCAP1-4). Two servo difference amplifiers are provided. Each difference amplifier output (DIFFAMP1/2) provides the difference between two of the servo peak detectors. centered about an external reference voltage (VDIFF).

The channel filter section is a seven-pole 0.05 degree error, equal ripple filter. It utilizes the Kost pulse slimming technique similar to that which is employed on the DP8491/92 integrated read channel devices. The amount of pulse slimming is control register selectable in 8 steps up to a maximum of 9 dB measured from the base frequency. The bandwidth of the filter is derived from the XTLIN frequency; from this point, the -3 dB frequency is selectable via 7 bits in the control register (FILT_3 dB_0-FILT_3 dB_6).

The data synchronizer section incorporates zero-phasestart (ZPS) and digitally controlled window strobe functions. The voltage controlled oscillator (VCO) is fully integrated, requiring no external components, and provides a wide dynamic range necessary for zoned data rate applications. Data windowing is based on precise VCO duty cycle symmetry (in contrast to delay line based centering). An internal silicon delay line, used to establish the phase detector retrace angle, automatically tracks zoned data recording data rate changes. The charge pump output (CPO) and voltage controlled oscillator input (VCOI) are provided as separate pins, allowing ample design flexibility in the external loop filter. Frequency lock may be employed within the synchronization field. Charge pump (phase detector) gain may be selected to remain constant or to vary either by a factor of two or four as instructed via the charge pump gain pin (CPGAIN) and a bit in the control register (CPRATIO).

The frequency synthesizer section, capable of producing a large number of frequencies from a single external reference source, generates the write clock and reference frequency for the synchronizer. This section includes a phase locked loop (PLL) with selectable dividers at the input port and in its feedback loop. The values for the dividers are controlled by two control words within the control register. The user has full control over both the input (five bit word, PDATA6-PDATA10) and feedback (six bit word, PDATA0-PDATA5) divider selection. The feedback divider has an extra bit when compared to previous NSC integrated read channel circuits to improve the resolution of frequency setting. All blocks within the synthesizer, except the RC loop filter, are fully integrated. The loop filter resides external to the chip giving the user full control over the phase locked loop's dynamics.

This device is available in an 80-pin 12 mm x 12 mm PQFP package and operates off of a single +5V supply.

Features

- Operates at NRZ data rates up to 50 Mbits/sec (equivalent 2/3 (1,7) code data rate)
- Operates with a single + 5V power supply
- Multiple power down modes available with dedicated SLEEP and IDLE/SERVO power down pins
- Sleep mode included where I_{CC} = 2 mA maximum
- Directly addresses zoned data recording requirements
 Integrated channel filter with selectable equalization and bandwidth eliminates multiple external filter elements
 - Fully integrated frequency synthesizer on-chip to provide write clock and center frequency for the synchronizer
- Selectable delay impedance switch (clamp) at pulse detector input for rapid recovery from the write mode
- Pattern insensitive fast AGC for rapid head switch settling and embedded servo normalization
- Built-in AGC hold for embedded servo
- Two AGC control voltage pins provided—one for servo field and one for data field
- Four gated detectors for quadrature embedded servo information
- Two servo difference amplifiers on-chip

Features (Continued)

- Reference voltage input pin provided for the servo difference amplifiers
- Two selectable hysteresis control pins provided—one for servo field and one for data field
- Data field hysteresis level is control register selectable in eight steps
- Logic polarity for write gate assertion is control register selectable
- Capability provided for different channel filter bandwidths for servo and data fields—change on the fly with no settling issues
- Selectable qualification channel delay
- Dual gain synchronizer requiring no external or internal center frequency setting components, external adjustments, or precision components
- Digitally controlled synchronizer window strobing
- Zero-phase-start synchronizer lock acquisition
- Two port synchronizer PLL filtering
- Frequency lock option for 2T or 3T synchronization field (preamble)
- TTL compatible inputs and outputs
- Chip configurable through serial port interface





Pin l	Definitions (Continued)
Pin #	Description
POWEF	R SUPPLY AND GROUND PINS (Continued)
65	PULSE DETECTOR ANALOG SUPPLY VOLTAGE (PAVCC): 5V +5/-10%
66	PULSE DETECTOR ANALOG GROUND (PAGND)
68	FILTER ANALOG SUPPLY VOLTAGE (FVCC): 5V +5/-10%
69	FILTER ANALOG GROUND (FGND)
72	SYNCHRONIZER PLL ANALOG SUPPLY VOLTAGE (SYCVCC): 5V +5/-10%
75	SYNCHRONIZER PLL ANALOG GROUND (SYCGND)
78	SYNTHESIZER PLL ANALOG SUPPLY VOLTAGE (STHVCC): 5V +5/-10%
80	SYNTHESIZER PLL ANALOG GROUND (STHGND)
TTL LE	VEL LOGIC PINS
1	WRITE GATE INPUT (WG): This pin receives the write mode control input signal from the controller. The logic polarity for WG assertion is selectable via a bit in the control register (INV_WG , Bank (1,1) bit 5). WG is active low if the control register bit is set to invert ($INV_WG = 1$). When WG is active, the pulse detector inputs (AMPIN1 and AMPIN2) are held in a low impedance state and the automatic gain control of the pulse detector is in the hold mode. There are no setup or hold timing restrictions on WG enabling or disabling.
2	IDLE/SERVO BAR POWER DOWN INPUT (IDLE/SERVO): This input controls the power status of the servo detection circuitry in the pulse detector. When high (idle mode), this pin powers down all pulse detector circuitry except for biasing circuitry necessary for quick recovery (< 15 μ s) from this mode. When low (servo mode), this pin powers on the circuitry necessary for servo information detection in the pulse detector. The synchronizer and synthesizer power are unaffected by this pin. The control register power is also unaffected by the IDLE/SERVO pin but its input buffers are. The control register's input's are only powered on when the IDLE/SERVO pin so. Thus, the control register cannot be loaded when the IDLE/SERVO pin is high. The contents of the control register is not affected by the state of the IDLE/SERVO pin.
3	SLEEP BAR POWER DOWN INPUT (SLEEP): This active low input powers down all circuitry on the chip. The control register is powered down in this mode thus it does not retain its information. The control register will be reset to the initial power-on conditions when exiting the sleep mode. The maximum supply current in the sleep mode is 2 mA.
4	CONTROL REGISTER LATCH/SHIFT BAR INPUT (CRL/S): A logical low on this input allows the CONTROL REGISTER CLOCK input to shift data into the control register's shift register via the CONTROL REGISTER DATA input. A positive transition latches the data into the addressed bank of latches and issues the information to the appropriate circuitry within the device. To minimize power consumption, this pin should be kept at a logical high state except when shifting data into the control register. The SLEEP and IDLE/SERVO pins must be disabled (SLEEP = high and IDLE/SERVO = low) in order to shift data into the control register.
5	CONTROL REGISTER DATA INPUT (CRD): Control register data input.
6	CONTROL REGISTER CLOCK INPUT (CRC): Positive-edge-active control register clock input.
7	FREQUENCY LOCK CONTROL BAR INPUT (FLC): This input enables or disables the frequency lock function during a read operation. It has no effect when READ GATE is disabled. Frequency lock is automatically employed for the full duration of the time READ GATE is disabled regardless of the level of this input. When READ GATE is taken to a logical high level while FLC is at a logical low level (frequency lock enabled), the PLL is forced to lock to the pattern frequency (2T or 3T sync. field) selected in the control register (PREAM_2T, Bank (1,1) bit 4). When FLC is taken to a logical high level, the frequency lock action is terminated and the PLL employs a pulse gate to accommodate random disk data patterns. There are no setup or hold timing restrictions on the positive-going transition of FLC.
8	PREAMBLE DETECTED OUTPUT (PDT): This output issues a logical high state after the following sequence; the enabling of READ GATE, the completion of the zero-phase-start sequence and the detection of approximately 16 sequential pulses of 2T or 3T preamble. Following preamble detection, this output remains latched high until READ GATE is disabled. This output will be at a logical low state whenever READ GATE is inactive (low).
9	READ GATE INPUT (RG): This input receives the read mode control input signal from the controller, active high for a read operation. There are no setup or hold timing restrictions on RG enabling or disabling.
10	DELAY LINE OUTPUT (DLO): This active low, open collector output pin issues encoded read data (ERD) delayed by the selected value in the delay line at the input to the synchronizing latch. By viewing this signal's phase, the user can directly view the amount of window movement as the control register's strobe bits are changed.

Pin #	Description
TTL LEV	EL LOGIC PINS (Continued)
11	ENCODED READ DATA OUTPUT (ERDO): This output issues the raw, pulsed output of the pulse detector when enabled by the control register bits ERD0 and ERD1 (Bank (1,1), bits 3 and 4). When disabled (see Table III) this output will be high. When enabled, the pulsed data from the pulse detector can continue to be issued to the synchronizer depending on the combination of states of the ERD0 and ERD1 control register bits. When both the ERD0 and ERD1 control register bits are high, the part is put into a test mode where the gain of the GCA is held constant (i.e. fixed gain mode). In this test mode the synchronizer and synthesizer VCOs can be driven by external test signals.
12	ENCODED READ DATA INPUT (ERDIN): This pin is the input to the synchronizer. It is enabled/disabled via control register bits ERD0 and ERD1 (Bank (1,1), bits 2 and 3). When enabled (see Table III), this buffer admits external pulsed data to the synchronizer via this pin and raw data output from the pulse detector is NOT internally fed to the synchronizer. This allows for testing/exercising of the synchronizer, or for external processing of the peak-detected data prior to being fed to the synchronizer. When ERD0 is disabled, the pulse detector's data is fed internally to the synchronizer. When both the ERD0 and ERD1 control register bits are high, the part is put into a test mode where the gain controlled amplifier is put into a fixed gain. In this test mode the synchronizer and synthesizer VCOs can be driven by external test signals.
14	SYNCHRONIZED DATA OUTPUT (SDO): This output issues resynchronized data directly from the synchronizing PLL block.
15	MULTIPLEXED SYNCHRONIZED CLOCK OUTPUT (SCLK): This output issues either the synchronizer or synthesizer clock signal dependent on whether the device is in the read or non-read mode. The synchronizer clock is selected during read mode while the synthesizer clock is selected during non-read mode. Multiplexing is done without glitches.
19	CRYSTAL INPUT (XTLIN): This input is the synthesizer and filter reference frequency input. It is designed for connection from a TTL frequency source. Duty cycle is not critical. An input attenuation resistor is normally used to minimize transient noise at this pin.
21	POLARITY OUTPUT (POLOUT): This TTL output issues a signal that is the output of the pulse detector's comparator with hysteresis. The logical polarity of this signal corresponds to the polarity of the signal at the channel input pins.
22	SYNTHESIZER REFERENCE OUTPUT (SYNTH): This output issues a continuous reference signal from the frequency synthesizer when enabled. At V_{CC} power up this pin is in the inactive state (a logical high state) and can be enabled via a bit in the control register (ENSTHO, Bank (1,0) bit 5). The output frequency will be the same as the media code clock rate.
23	CONTROL REGISTER DATA OUTPUT (CRDO): This output issues data from the control register. It can be connected to the input of another device's control register such as the DP84900 (ENDEC) so that the number of data lines from the controller can be minimized.
27–30	SERVO SWITCH INPUTS # 1, # 2, # 3, # 4 (S1, S2, S3, S4): These pins, in conjunction with the AGC HOLD pin, control the gating action of the gated servo peak detectors and the discharge of the servo channels. These pins also enable or disable the output internal signals, the track follow and the seek modes according to Table IV.
31	SERVO FIELD SELECT INPUT (SFIELD): When at a high logic level, this pin switches the hysteresis threshold control of the pulse detector's comparator from the SET HYSTERESIS-DATA FIELD (SETHYSD) pin to the SET HYSTERESIS-SERVO FIELD (SETHYSS) pin. It also switches the AGC control from the AGC control capacitor-data field (VAGCIND) pin to the AGC control capacitor-servo field (VAGCINS) pin. When enabled by a control register bit (SERVO = 1, Bank (0,0) bit 12), this pin can switch the equalization, and consequently the bandwidth of the channel filter, between data equalization control bits (EQ0, EQ1, EQ2, Bank (0,0) bit 9, 10, 11) and servo equalization control bits (SERVO_EQ0, SERVO_EQ1 SERVO_EQ2, Bank (1,1) bits 10, 11, 12).
36	OPTICAL: The optical (unipolar) mode is enabled by the application of ground to this pin. For magnetic operation this pin must be left open (no connection to it). Refer to design guide for details of operation.
67	COAST/AGC HOLD INPUT (HOLD): When high, this input controls an internal switch which freezes the pulse detector AGC level for the reading of the servo burst. Phase comparisons within the synchronizer (read mode only) are also disabled, allowing the PLL to coast.
77	CHARGE PUMP GAIN INPUT (CPGAIN): This input selects the gain of the synchronizer's charge pump in conjunction with a bit in the control register (CPRATIO, Bank (1,0) bit 12) (see Table VIII).

Pin #	Description
ANALO	a SIGNAL PINS
32	VPHASE: An internally generated voltage is present at his pin to control the Q of the integrated filter. An external network (24 k Ω to FV _{CC} and 18 k Ω to GND) should be connected to this pin to optimize the filter's performance.
34	FILTER CHARGE PUMP OUTPUT/VCO INPUT NODE (FCPO/VCOI): This is the filter node for the channel filter PLL. An external resistor and capacitor loop filter is tied in series between this pin and ground.
37	SERVO CAPACITOR #4 (SCAP4): This pin is the connection point for the peak detector capacitor for the embedded servo gated detector. The DC level on this capacitor represents the amplitude of one of four servo bursts. When the "output internal signals" mode is selected by applying a high logical level to the S2 pin and a low logical level on the HOLD pin, the signal on this pin becomes the output of the selectable delay block in the qualification channel (see Table IV).
38	SERVO CAPACITOR #3 (SCAP3): This pin is the connection point for the peak detector capacitor for the embedded servo gated detector. The DC level on this capacitor represents the amplitude of one of four servo bursts. When the "output internal signals" mode is selected by applying a high logical level to the S2 pin and a low logical level on the HOLD pin, the signal on this pin becomes the output of the time channel zero-cross detector (see Table IV).
39	SERVO CAPACITOR #2 (SCAP2): This pin is the connection point for the peak detector capacitor for the embedded servo gated detector. The DC level on this capacitor represents the amplitude of one of four servo bursts. When the "output internal signals" mode is selected by applying a high logical level to the S2 pin and a low logical level on the HOLD pin, the signal on this pin becomes one of the differential outputs of the differentiator (see Table IV).
40	SERVO CAPACITOR # 1 (SCAP1): This pin is the connection point for the peak detector capacitor for the embedded servo gated detector. The DC level on this capacitor represents the amplitude of one of four servo bursts. When the "output internal signals" mode is selected by applying a high logical level to the S2 pin and a low logical level on the HOLD pin, the signal on this pin becomes one of the differential outputs of the differentiator (see Table IV).
41, 42	SERVO DIFFERENCE AMPLIFIERS OUTPUTS # 1, #2 (DIFAMP1, DIFAMP2): These low impedance pins issue an output signal which is the difference in voltage between SCAP4 and SCAP3 pins (DIFAMP2) and SCAP2 and SCAP1 pins (DIFAMP1). These differences will be centered about a reference level set by the voltage on the VDIFF pin.
43	SERVO DIFFERENCE VOLTAGE REFERENCE INPUT (VDIFF): A voltage applied to this pin provides a reference for the zero-level of the signals issued by the difference amplifiers on DIFAMP1 and DIFAMP2 pins.
45, 46	DIFFERENTIATOR CAPACITOR NODES # 1, # 2 (DIFC1, DIFC2): These pins are connection points for the differentiator components (typically a resistor, capacitor, and inductor).
48, 49	GAIN CONTROLLED AMPLIFIER OUTPUTS # 1, # 2 (AMPOUT1, AMPOUT2): These pins are complimentary emitter follower outputs from the gain controlled amplifier. They are to be externally capacitively coupled to the channel filter inputs (FIN1, FIN2).
50, 51	FILTER INPUTS # 2, # 1 (FIN2, FIN1): These channel filter inputs are to be externally capacitively coupled to the gain controlled amplifier outputs (AMPOUT1, AMPOUT2).
53, 54	FILTER OUTPUTS #1, #2 (FOUT1, FOUT2): These pins are complimentary emitter follower outputs from the channel filter. They are to be externally capacitively coupled to the timing-gating channel/AGC sense/servo channel inputs (CHAN1, CHAN2).
55, 56	TIMING-GATING CHANNEL/AGC SENSE/SERVO INPUTS #2, #1 (CHAN2, CHAN1): These input pins are to be externally capacitively coupled from the channel filter outputs (FOUT1, FOUT2). These pins are the inputs to the differentiator, AGC amplifier, servo channel and qualification channel.
57	SET HYSTERESIS INPUT-SERVO FIELD (SETHYSS): When activated by a logical high level on the SFIELD pin, the voltage applied to this pin determines the amount of hysteresis for the pulse detector's hysteresis comparator. This level should be set high enough to eliminate noise which might occur in the shoulder region between read pulses from the preamplifier. The SVCC pin is provided to be used as a supply reference for a resistive divider to set this level.
58	SET HYSTERESIS INPUT-DATA FIELD (SETHYSD): When activated by a logical low level on the SFIELD pin, the voltage applied to this pin in conjunction with three control register bits (HYS_VTH0, HYS_VTH1, HYS_VTH2, Bank (1,1), bits 7, 8, 9) determines the amount of hysteresis for the pulse detector's hysteresis comparator. This level should be set high enough to eliminate noise which might occur in the shoulder region between read pulses from the preamplifier. The SVCC pin is provided to be used as a supply reference for a resistive divider to set this level.
59	SERVO FIELD AUTOMATIC GAIN CONTROL VOLTAGE INPUT (VAGCINS): When activated by a logical high level on the SEIELD pin the voltage at this pin controls the gain of the gain controlled amplifier

Pin #	Description
ANALO	G SIGNAL PINS (Continued)
60	DATA FIELD AUTOMATIC GAIN CONTROL VOLTAGE INPUT (VAGCIND): When activated by a logical low level on the SFIELD pin, the voltage at this pin controls the gain of the gain controlled amplifier.
62, 63	AMPLIFIER INPUTS #2, #1 (AMPIN2, AMPIN1): These inputs accept the preamplified, analog, coded data signal read from the disk. They are to be externally capacitively coupled from the preamplifier. They go to a low impedance state when WRITE GATE is enabled and remain low impedance for either 1.7 μ s or 3.4 μ s (selectable by control register bit, SLOW, Bank (1,1) bit 6, 0 = 3.4 μ s) after WRITE GATE is disabled. This low impedance state is used to remove DC offsets accumulated across the amplifier input coupling capacitors during the write mode.
64	AGC REFERENCE VOLTAGE INPUT (VREF): This input provides the reference voltage to the AGC circuit for controlling the peak-to-peak signal swing at the channel input pins. The voltage on this pin corresponds directly to the peak-to-peak channel input signal level. A resistor divider between supply and ground can be used to provide this voltage. The SVCC pin is provided to be used as a supply reference.
70	SWITCHED SUPPLY VOLTAGE (SVCC): This emitter-follower output may be used as the supply for the external VREF resistor voltage divider and for both the external servo and data hysteresis resistor voltage dividers. The voltage at this pin will typically be $V_{CC} - 1V$. The voltage at this pin goes low in the sleep mode.
71	DISCHARGE CAPACITOR (DISCAP): A capacitor is tied from this pin to ground to establish an RC time constant which sets the minimum operational frequency and decay characteristics of the AGC. The voltage at this pin can also be used for dynamic hysteresis. Note, unlike the DP8491/92 which requires an RC combination tied to this pin, the DISCAP pin has an internal 10 k Ω resistor connected to ground. Thus, only an external capacitor is required to set the RC time constant.
73	VOLTAGE CONTROLLED OSCILLATOR INPUT (VCOI): This pin is the input to the voltage control block for the synchronizer VCO and is to be connected to the external loop filter output.
74	CHARGE PUMP OUTPUT (CPO): This pin issues the signal from the synchronizer PLL charge pump and is to be connected to the external loop filter input.
76	RNOMINAL (RNOM): A resistor connected from this pin to ground sets the synchronizer charge pump current.
79	TIMING EXTRACTOR FILTER (TEF): This pin is the filter node for the synthesizer phase locked loop (PLL). An external resistor and capacitor loop filter is tied in series between this pin and ground.

Power Down Operation

The DP84910 has several methods available to control or manage device power consumption. Three control register bits and two pins are provided to control the power status of elements in this device. The control register bits control the power status of the pulse detector (PD_PWR_DN, Bank (1,0) bit 4), synchronizer (SYNC_ PWR_DN, Bank (1,0) bit 2) and synthesizer (STH_PWR_DN, Bank (1,0) bit 3). The device is configured to initially power up with the synchronizer, synthesizer and pulse detector powered down. The control register power is controlled only by the SLEEP pin.

The SLEEP pin is one of the two pins available for power management. This pin powers down all circuitry on the chip including the control register. In this mode the maximum power supply current is 2 mA. The control register latches are preset into specific states when exiting the sleep mode. The shift register flip-flops, however, are in indeterminate states until all 13 bits have been shifted in. Note that if the CRL/S input is given a positive transition after exiting the sleep mode but before valid data has been entered into the shift register, the indeterminate contents of the shift register.

ister will be randomly loaded into one of the four banks of latches. Although the sleep mode can be safely exited with the CRL/ \overline{S} pin either high or low, valid data must be loaded into the shift register before CRL/ \overline{S} is given a positive transition.

The IDLE/SERVO pin is the second of the two pins available for power management. This pin toggles the device between the idle and servo modes. In the idle mode, only the control register and pulse detector biasing circuitry necessary for a quick recovery from the power down mode are active. In the servo mode, the pulse detector portions needed for servo detection are active as well as the control register. Less than 15 μ s is required for the pulse detector to recover from the idle condition. The control register data is not lost when this pin is toggled. This pin does not control the power status of the synchronizer or synthesizer. To achieve maximum power savings during extended servo-only activity, the synchronizer and synthesizer should be powered down.

SLEEP	IDLE/	Ctrl Reg. Bank (1,0)			Power Status by Block				
Pin	Pin	В4	В3	B2	PD & SERVO	CR	SYNCH	SYNTH	
0	х	х	х	х	OFF	OFF	OFF	OFF	
1	1	0	0	0	OFF*	ON**	ON	ON	
1	1	0	0	1	OFF*	ON**	OFF	ON	
1	1	0	1	0	OFF*	ON**	ON	OFF	
1	1	0	1	1	OFF*	ON**	OFF	OFF	
1	0	0	0	0	ON	ON	ON	ON	
1	0	0	0	1	ON	ON	OFF	ON	
1	0	0	1	0	ON	ON	ON	OFF	
1	0	0	1	1	ON	ON	OFF	OFF	
1	X	1	0	0	OFF	ON**	ON	ON	
1	х	1	0	1	OFF	ON**	OFF	ON	
1	Х	1	1	0	OFF	ON**	ON	OFF	
1	Х	1	1	1	OFF	ON**	OFF	OFF	

TABLE I. Selective Power Down Truth Table

*Except for pulse detector circuitry biasing necessary for quick recovery from power down mode. *Control register buffers powered down. Data in register will not be affected but new data cannot be loaded into register when IDLE/SERVO is high.

Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characterisitics" tables are not guaranteed at these ratings. The "Operating Conditions" table will define the conditions for actual device operation.

Supply Voltage	7V
TTL Input Maximum Voltage	7V
Maximum Output Voltage	7V
Maximum Input Current (Analog Pins) (or as specified on per-pin basis)	2 mA
ESD Susceptibility (Note 1)	1500V

Operating Conditions guaranteed over operating temperature and supply voltage ranges unless otherwise specified. Minimum and/or maximum limits are guaranteed by outgoing testing unless otherwise specified.

Symbol	Parameter	Conditi	ons	Min	Typ (Note 3)	Max	Units
V _{CC}	Supply Voltage			4.5	5.0	5.5	V
T _A	Operation Ambient Temperature			0		70	°C
TS	Storage Temperature			-65		150	°C
IOH	High Logic Level Output Current for TTL Outputs	(Note 2)				-400	μA
I _{OL}	Low Logic Level Output Current for TTL Outputs	(Note 2)				8	mA
VIH	High Logic Level Input Voltage			2			V
VIL	Low Logic Level Input Voltage					0.8	V
CL	Capacitive Load on Any TTL Output	(Note 2)				15	pF
f _{NRZ}	NRZ Transfer Rate Operating Frequency		-36	7.5		36	Mh/s
			-50	13.7		50	
f _{VCO}	Synchronizer VCO Operating Frequency	(Note 2)				1.5 f _{NRZ}	MHz
f _{STH}	Synthesizer VCO Operating Frequency	(Note 2)				1.5 f _{NRZ}	MHz
f _{XTL}	Crystal Input Operating Frequency	(Note 2)				20	MHz
t _{PWH(XTL)}	Width of XTLIN Pulse (High)			20			ns
t _{PWL(XTL)}	Width of XTLIN Pulse (Low)			20			ns
t _{PWH(ERDIN)}	Width of ERDIN Pulse (High)			15	9		ns
t _{PWL(ERDIN)}	Width of ERDIN Pulse (Low)			10	5		ns
t _{PW(CRL/S)}	Width of CRL/S Pulse (High or Low)	(Note 2)		50			ns
t _{SU(CRD)}	CRD Setup Time with Respect to CRC	(Note 2)		20			ns
t _{H(CRD)}	CRD Hold Time with Respect to CRC	(Note 2)		20			ns
tSU(CRL/S)	CRL/S Setup Time with Respect to CRC	(Note 2)		200			ns
t _{H(CRL/S)}	CRL/S Hold Time with Respect to CRC	(Note 2)		20			ns
t _{PW(CRC)}	CRC Pulse Width (High or Low)	(Note 2)		25			ns
IRNOM	RNOM Pin Current			90	130	170	μA

Note 1: Human body model is used. (120 pF through 1.5 k Ω)

Note 2: Parameter guaranteed by design or correlation data. No outgoing tests are performed.

Note 3: Typical values are specified at 25°C and 5V supply.

Symbol	Parameter	Conditions	Min	Typ (Note 3)	Max	Units	
V _{IC}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$	-0.65	1	-1.5	V	
V _{OH}	High Logic Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$		$V_{CC}-2$	V _{CC} - 1.6		v
V _{OL}	Low Logic Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$		0.25	0.5	v	
I _{IH}	High Logic Level Input Current	$V_{CC} = Max, V_I = 2.7V$		1	20	μΑ	
IIL	Low Logic Level Input Current	$V_{CC} = Max, V_I = 0.4V$		-60	-200	μΑ	
IO	Output Drive Current	V _{CC} = Max, V _O = 2.125V (N	-12		-110	mA	
I _{CPO}	Charge Pump Output Current	(Note 2)		0.8 K ₁ I _{IN}	K ₁ I _{IN}	1.2 K ₁ I _{IN}	
I _{DRIFT}	Combined Charge Pump Output Inactive Current and VCOI OFFSET Current	Charge Pump Inactive, CPO a pins tied together $1V < V_{CPO} < 2.5V$	-1.2		1.2	μΑ	
ITEF	TEF Output Current (Absolute Value)	$1V < V_{TEF} < 2.5V$	250		800	μΑ	
ITEF-OFF	TEF Output Inactive Current	$1V < V_{TEF} < 2.5V$	-1		1	μΑ	
V _{RNOM}	Voltage at RNOM Pin	$I_{RNOM} = 125 \ \mu A, 25^{\circ}C \text{ only}$	0.6	0.75	0.9	V	
V _{CPO(PD)}	CPO Voltage with Synchronizer Powered Down	$-5 \mu\text{A} < \text{I}_{\text{CPO}} < 5 \mu\text{A}$	1.1	1.5	2	v	
V _{TEF(PD)}	TEF Voltage with Synthesizer Powered Down	-5 μA < Ι _{ΤΕΓ} < 5 μA		1.1	1.5	2	v
ICCR	Supply Current in the	V(WG) = 0.3V, All Sections	16.7 Mb/s		160	1.6 0.5 1.6 0.5 20 20 -200 -110 -110 1.2 K ₁ I _{IN} 1.2 K ₁ I _{IN} 1.2 800 1 1.2 2 2 2 1 20 2 2 190 200 220 2.5 20 110 -1 V _{CC} - 0.9	mA
	Read Mode	Powered On. $V_{CC} = 5.25V$	33.3 Mb/s		175	200	mA
			50 Mb/s		200	220	mA
I _{CC(SLEEP)}	Supply Current in Sleep Mode	$V(\overline{\text{SLEEP}}) = 0.8V, V_{\text{CC}} = 5.2$	25V		1	2.5	mA
ICC(IDLE)	Supply Current in Idle Mode	V(WG) = 0.3V Power Down Synchronizer and Synthesize of the Chip Via Control Regis: Down Pulse Detector with IDI VCC = 5.25V	r Sections ter. Power LE Pin.		10	20	mA
I _{CC(PD)}	Pulse Detector Supply Current with All Other Sections Powered Down	$\label{eq:V(WG)} \begin{array}{l} V(WG) = 0.3 V. \ Power \ Down \\ of \ the \ Chip \ Via \ Control \ Regis \\ the \ Pulse \ Detector. \ V_{CC = 5. \end{array}$	All Sections ter Except 25V			110	mA
V _{SVCC}	Switched Supply (SV _{CC}) Output Voltage	SLEEP = HIGH. Pull 1 mA fro pin.	om SVCC	V _{CC} – 1.1	V _{CC} - 1	V _{CC} - 0.9	v

Symbol	Circuit Block	Parameter	Conditions	Min	Typ (Note 24)	Max	Units
Z _{IN-AL}	GCA	Amplifier Input Impedance (AMPIN1, AMPIN2)	Nonwrite Mode (Note 1)	2	2.4	2.8	kΩ
AV _{A(MAX)}	GCA	Maximum Amplifier Gain	V _{VAGCIN} = 1V (Note 2)	50			V/V
AV _{A(MIN)}	GCA	Minimum Amplifier Gain	V _{VAGCIN} = 4V (Note 2)		0.1	0.5	V/V
AV _{A(FG)}	GCA	Amplifier Gain in Fixed Gain Mode	Control Register Programmed for Fixed Gain Mode (Note 2)	8	11	13	V/V
V _{Aob}	GCA	Amplifier Output DC Bias Level		3	3.4	4.4	v
V _{TH(AGC)}	AGC	AGC Threshold Voltage	V _{REF} = 0.5V, V _{VAGCIN} = 2.5V (Note 3)	425	500	575	mV _{PP}
Gm _{AGC}	AGC	AGC Transconductance	V _{VAGCIN} = 2.5V (Note 4)	0.7	1	1.3	mA/V
-I _{AGC} (SLEW)	AGC	AGC Slew Current (Flowing out of either VAGCINS or VAGCIND)	$\begin{aligned} V_{CHAN1} - V_{CHAN2} &= 0.5V, \\ V_{VAGCIN} &= 2.5V, V_{REF} &= 0.5V \end{aligned}$	-400	-240	-180	μΑ
IAGC(SLEW)	AGC	AGC Slew Current (Flowing into either VAGCINS or VAGCIND)	$\begin{aligned} V_{CHAN1} - V_{CHAN2} &= 0V, \\ V_{VAGCIN} &= 2.5V, V_{REF} &= 0.5V \end{aligned}$	200	240	400	μΑ
FSBP	AGC	Fast Slew Break Point for AGC	$V_{VACGIN} = 2.5V$ (Note 5) $V_{REF} = 0.5V$	20	30	40	%
V _{DISCAP}	AGC	Discharge Capacitor Voltage	Measurement Made at V _{TH} AGC (Note 23)	1.3	1.8	2.4	v
ILEAK(AGC)H	AGC	AGC Leakage Current in AGC Hold Mode	HOLD = High, V _{VAGCIN} = 2.5V (Note 6)		0.02	0.09	μΑ
I _{LEAK} (AGC)W	AGC	AGC Leakage Current Write Mode	Pulse Detector Placed in Write Mode. $V_{VAGCIN} = 2.5V$ (Note 6)		0.02	0.03	μΑ
I _{LEAK(AGC)} ID	AGC	AGC Leakage Current in Idle Mode	Pulse Detector is in Idle Mode. $V_{VAGCIN} = 2.5V$ (Note 6)		0.02	0.07	μΑ
Z _{DISCAP}	AGC	DISCAP Pin Impedence	Force 2V on the DISCAP Pin and Measure the Impedence	7	11	15	kΩ
Z _{IN(AL)W}	AMP. CLAMP	Amplifier Input Impedance in Write Mode	(Note 1)		65	100	Ω
I _{clamp(sink)}	AMP. CLAMP	Amplifier Input Clamp Sink Current	(Note 7)	9	11		mA
I _{clamp(source)}	AMP. CLAMP	Amplifier Input Clamp Source Current	(Note 8)	9	12		mA
Z _{IN(CH)}	CHAN. INPUTS	Channel Input Impedance	(Note 1)	4.4	4.7	5	kΩ
H/R(D)	CHAN. INPUTS	Ratio of the Data Field Hysteresis Threshold to the AGC Threshold	See Conditions for V _{TH} HYSD(101) and V _{TH} (AGC) (Note 10)	0.25	0.37	0.45	
H/R(S)	CHAN. INPUTS	Ratio of the Servo Field Hysteresis Threshold to the AGC Threshold	See Conditions for V _{TH} (HYSTS) and V _{TH} (AGC) (Note 10)	0.25	0.36	0.45	

Symbol	Circuit Block	Parameter	Conditions	Min	Typ (Note 24)	Мах	Units
ISETHYS	CHAN. INPUTS	Set Hysteresis Input Bias Current	$V_{SETHYSD} = V_{SETHYSS} = 0.45V$ (Note 11)	-38	-24		μΑ
I _{VREF}	CHAN. INPUTS	VREF Input Bias Current	$V_{REF} = 0.5 V$	-30	- 15.5		μΑ
IDIFC	CHAN. INPUTS	Differentiator Bias Current	$V_{DIFC2} = 3.5V \text{ or}$ $V_{DIFC1} = 3.5V$	1.3	1.8		mA
V _{th(HYSTS)}	CHAN. INPUTS	Hysteresis Comparator Threshold Voltage for Servo Hysteresis Level	(Note 9)	194		239	mV _{PP}
V _{thHYSD(111)}	CHAN. INPUTS	Data Field Hysteresis Comparator Threshold Voltage	Ctrl Reg. Bits: HYS_VTHO = 1, HYS_VTH1 = HYS_VTH2 = 1 (Note 9)	133		159	mV _{PP}
V _{thHYSD(110)}	CHAN. INPUTS	Data Field Hysteresis Comparator Threshold Voltage	Ctrl Reg. Bits: HYS_VTH0 = 0, HYS_VTH2 = HYS_VTH1 = 1 (Note 9)	166	X	201	mV _{PP}
V _{thHYSD} (101)	CHAN. INPUTS	Data Field Hysteresis Comparator Threshold Voltage	Ctrl Reg. Bits: HYST_VTH1 = 0, HYS_VTH0 = HYS_VTH2 = 1 (Note 9)	207		246	mV _{PP}
V _{thHYSD} (011)	CHAN. INPUTS	Data Field Hysteresis Comparator Threshold Voltage	Ctrl Reg. Bits: HYS_VTH2 = 0, HYS_VTH0 = HYS_VTH1 = 1 (Note 9)	282		315	mV _{PP}
V _{thHYSD} (000)	CHAN. INPUTS	Data Field Hysteresis Comparator Threshold Voltage	Ctrl Reg. Bits: HYS_VTH0 = HYS_VTH1 = HY_VTH2 = 0 (Note 9)	372		418	mV _{PP}
Z _{SCAP(DIS)}	SERVO	SCAP Pin Discharge Impedance	$V_{\text{HOLD}} = 0.3V, V_{\text{S4}} = 4V,$ $V_{\text{SCAP1-4}} = 2V \text{ (Note 12)}$	4	6.2	8.5	kΩ
Av _{QT(gd)}	SERVO	Servo Channel Gain for Quarter Track Mispositioning	V _{HOLD} = 3V (Note 14)	4.6	5.5	7.8	V/V
VINTERCEPT	SERVO	Servo Channel Output Voltage for 0 V _{PP} Input	V _{HOLD} = 4V (Notes 13 and 15)	1		1.4	%
GL _{gd}	SERVO	Gated Detector Gain Linearity	V _{HOLD} = 4V (Notes 13, 16 and 17)		0.3	1	%
V _{OSgd}	SERVO	Gated Detector Output Voltage Offset	V _{HOLD} = 4V (Note 18)		10	25	mV
l _{Lgd}	SERVO	Gated Detector Leakage Current	$V_{S1} = V_{S2} = V_{S3} = V_{S4} = 0.3V,$ $V_{HOLD} = 4V$ (Note 19)		0.02	0.05	μΑ
V _{OS(DA)}	SERVO	Servo Difference Amplifier Offset Voltage	(Note 20)		5	12	mV
AV _{DA}	SERVO	Servo Difference Amplifier Gain	Gain is Measured from SCAP Pins to Difference Amplifier Output	0.45	0.475	0.5	V/V
			Amplifier Output				

-

operating co unless other	ctrical C onditions (see rwise specifie	table) unless otherwise spec d. (Continued)	Pulse Detector sified. Minimum and/or n	r, Servo	and Filte	er guarantee ed by outgoing	ed over testing
Symbol	Circuit Block	Parameter	Conditions	Min	Typ (Note 24)	Max	Units
V _{DA(MAX)}	SERVO	Maximum Output Voltage of Servo Difference Amplifier	V _{CC} = 4.5V (Note 21)	3.2	3.37		v
V _{DA} (MIN)	SERVO	Minimum Output Voltage of Servo Difference Conditions	Force SCAP's to Achieve Minimum Output from Difference Amplifier		1.05	1.4	v
Z _{VDIFF}	SERVO	VDIFF Input Impedance	$V_{DIFF} = 2.5V$	15	33		kΩ
I _{DA}	SERVO	Difference Amplifier Output Drive Capability		100	170		μΑ
IGDSEEK	SERVO	Gated Detector Seek Mode Pull Down Current	V _{HOLD} = 4V (Note 22)	5	8.5	12	μΑ
Av _{DF(MAX)}	FILTER	Maximum Filter Gain in Data Field	Set Pulse Slimming to Min. Peaking. SFIELD = LOW, $\overline{SERV} = 0$ (CR bit)	0.85	1.33	1.55	V/V
Av _{SF(MAX)}	FILTER	Maximum Filter Gain in Servo Field	Set Pulse Slimming to Min. Peaking. SFIELD = HIGH, $\overline{\text{SERV}} = 0$ (CR bit)	1.1	1.77	1.95	V/V
Av _{DF} (MIN)	FILTER	Minimum Filter Gain in Data Field	Set Pulse Slimming to Max. Peaking. SFIELD = LOW, SERV = 0 (CR bit)	0.4	0.6	1	V/V
Avsf(MIN)	FILTER	Minimum Filter Gain in Servo Field	Set Pulse Slimming to Max. Peaking. SFIELD = HIGH, SERV = 0 (CR bit)	0.7	1	1.3	V/V
Z _{IN(F)}	FILTER	Filter Input Impedence	(Note 1)	3.1	3.8	4.8	kΩ
V _{FOB}	FILTER	Filter Output DC Bias Level Voltage	$\label{eq:VCC} \begin{array}{l} V_{CC} = Min. \\ for \; Minimum \; Spec. \\ V_{CC} = Max. \\ for \; Maximum \; Spec. \end{array}$	0.65	0.9	1.4	v
K _{CPF}	FILTER	Charge Pump Current (Negative) Channel Filter PLL		320	420	500	μA
K _{VCOF}	FILTER	VCO Gain, Channel Filter PLL		1.4f _{XTLIN}	1.8f _{XTLIN}	2.3f _{XTLIN}	1/V

Note 1: The input pin consists of two resistors tied to a voltage source. This is the resistance of each resistor.

Note 2: Gain is measured differentially.

Note 3: The AGC threshold voltage is defined as the equivalent differential peak to peak AC voltage swing across the channel input pins that causes the current at VAGCIN pin to equal zero.

Note 4: Channel inputs (CHAN1 and CHAN2) are set at $V_{TH(AGC)}$ + 10 mV. Transconductance is measured from the channel inputs (CHAN1 and CHAN2) to the current at the VAGCIN pin. The measurement is made at $V_{TH(AGC)}$. Gm_{AGC} = $|I_{VAGCIN}/10 \text{ mV}|$

Note 5: The Fast Slew Break Point (FSBP) is defined as a positive or negative percentage of the AGC threshold voltage ($V_{TH(AGC)}$). The break point is that voltage above and below $V_{TH(AGC)}$ where the Grn_{AGC} abruptly increases. This point is found by increasing or decreasing the differential voltage at the channel inputs above and below the AGC threshold, while monitoring the transconductance at the VAGCIN pin. The break point occurs when the transconductance increases by at least 20% above Grn_{AGC}.

Note 6: Measure current into or out of VAGCIN pin for both $V_{CHAN1} - V_{CHAN2} = 0$ and $V_{CHAN1} - V_{CHAN2} = 0.5V$. This specification applies to both VAGCINS and VAGCIND pins. $V_{REF} = 0.5V$.

Note 7: The common mode voltage at AMPIN1 and AMPIN2 pins is measured for no current into these pins. Current is then forced into either AMPIN1 or AMPIN2 (not both simultaneously) until the voltage on the pin rises by 1V.

Note 8: The common mode voltage at AMPIN1 and AMPIN2 is measured for no current out of these pins. Current is then pulled out of either AMPIN1 or AMPIN2 (not both simultaneously) until the voltage fails by 1V.

DC Electrical Characteristics—Pulse Detector, Servo and Filter (Continued)

Note 9: The hysteresis comparator threshold is defined as the minimum differential AC signal across the channel inputs (CHAN1 and CHAN2) which causes the voltage on the POLOUT pin to change state. V_{SETHYSD} = V_{SETHYSS} = 0.45V.

Note 10: The effect that a % change in the H/R ratio has on the qualification threshold, can be calculated by multiplying the H/R % change by the percentage qualification threshold. For example if the qualification threshold is 30% of the channel input signal and the % change in the H/R ratio is 10%, the net effect on the qualification level is $30\% \times 10\% = 3\%$.

Note 11: This specification applies to both SETHYSD and SETHYSS pins.

Note 12: SCAP1, SCAP2, SCAP3 and SCAP4 pins are measured.

Note 13: S1, S2, S3 and S4 pins are at an appropriate level to gate on the channel under test.

 $V_{O}QTH =$ The servo output voltage from the SCAP pins with the channel input level set to simulate the read head mispositioned by one quarter of a track in a direction towards the servo burst (i.e. larger amplitude). This is done by setting Vc1 = $|V_{CHAN1} - V_{CHAN2}| = 375 \text{ mV}_{PP}$ differential = QTH and measuring the voltage on the SCAP pins.

 $V_{O}QTL$ = The servo output voltage from the SCAP pins with the channel input level set to simulate the read head mispositioned by one quarter of a track in a direction away from the servo burst (i.e. smaller amplitude). This is done by setting Vc1 = $|V_{CHAN1} - V_{CHAN2}|$ = 125 mV_{PP} differential = QTL and measuring the voltage on the SCAP pins.

Note 14: $Av_{(QT(gd))} = (V_OQTH - V_OQTL)/(QTH - QTL).$

Note 15: Expressed as a percentage of $V_{\mbox{CC}}$

Note 16: S1, S2, S3 and S4 pins are at an appropriate level to gate on the channel under test

 $V_{O}ETH =$ The servo output voltage from the SCAP pins with the channel input level set to simulate the read head mispositioned by one quarter of a track in a direction towards the servo burst (i.e. larger amplitude). This is done by setting $Vc1 = |V_{CHAN1} - V_{CHAN2}| = 312.5 \text{ mV}_{PP}$ differential = ETH and measuring the voltage on the SCAP pins.

 $V_{O}ETL =$ The serve output voltage from the SCAP pins with the channel input level set to simulate the read head mispositioned by one quarter of a track in a direction away from the serve burst (i.e. smaller amplitude). This is done by setting Vc1 = $|V_{CHAN1} - V_{CHAN2}| = 187.5 \text{ mV}_{PP}$ differential = ETL and measuring the voltage on the SCAP pins.

Note 17: $GL_{(gd)} = 100[\{[V_0EH - V_0ETL]/|V_0QTH - V_0QTL]] -0.5\}/0.5]$

Note 18: Set the voltage at S1, S2 and S3 pins to gate on the channel under test. Force $|V_{CHAN1} - V_{CHAN2}| = 250 \text{ mV}_{PP}$ differential. Measure the voltage at each gated detector output (SCAP pins). $V_{OSgd} = \pm$ [the maximum difference voltage between (SCAP1-SCAP2) and (SCAP3-SCAP4)].

Note 19: V_{CHAN1} - V_{CHAN2} = 0V. Force 3V on each of the gated detector output pins (SCAP pins) and measure the current into or out of the pin.

Note 20: Force all SCAP pins to 3V and measure difference between VDIFF and DIFAMP1 and VDIFF and DIFAMP2 pins.

Note 21: Force SCAP pins to achieve maximum output from the difference amplifier.

Note 22: Program seek mode. Force 3V on SCAP pin under test. Gate on servo channel under test. Measure current into SCAP pin.

Note 23: This parameter is V_{CC} dependent. The minimum specification is at the minimum specified V_{CC}, while the maximum specification is at the maximum specified V_{CC}.

Note 24: Typical values are specified at 25°C and 5V supply.

AC Electrical Characteristics—Filter guaranteed at 25°C and 5V V_{CC} only. Minimum and/or maximum limits are guaranteed by outgoing testing unless otherwise specified.

Symbol	Parameter	Conditions (Note 7)	Min	Typ (Note 5)	Max	Units
DLY _{data}	Delay Variation	SFIELD = LOW (Note 1)		±1		ns
BOOST _{D(mx)}	Maximum Filter Boost	SFIELD = LOW (Notes 2 and 6)	6.5	8.13	9.5	dB
BOOST _{S(mx)}	Maximum Filter Boost	SFIELD = HIGH (Notes 2 and 6) Ctrl Reg. Bit: SERVO = 1	1.5	3.62	5	dB
BWAC _{D(MXB)}	Data Field Filter Bandwidth Accuracy at Maximum Boost	SFIELD = LOW (Note 3)	8	13.8	17	MHz
BWAC _{D(MNB)}	Data Field Filter Bandwidth Accuracy at Minimum Boost	SFIELD = LOW (Note 4)	7	9.19	12.5	MHz
BWAC _{S(MXB)}	Servo Field Filter Bandwidth Accuracy at Maximum Boost	SFIELD = HIGH (Note 3) Ctrl Reg. Bit: SERVO = 1	7	11.81	14	MHz
BWAC _{S(MNB)}	Servo Field Filter Bandwidth Accuracy at Minimum Boost	SFIELD = HIGH (Note 4) Ctrl Reg. Bit: SERVO = 1	4.5	5.58	10	MHz

Note 1: With control register bits EQ0, EQ1, EQ2 set to 1 (i.e. no boost), the change in delay is measured from the -3 dB frequency of the filter to one fourth of the -3 dB frequency. The change in delay is measured from the inputs of the filter to the output of the filter. This parameter is measured with the -3 dB frequency set to 10 MHz. This parameter is also guaranteed for control register bits EQ0, EQ1 and EQ2 set to 0 (i.e. full boost), over the same (i.e. no boost) frequency range. Note 2: -3 dB = 10 MHz. Control register bits: EQ2 = 0, EQ1 = 0, EQ0 = 0. The boost is measured relative to the low frequency gain.

Note 3: Control register bits: EQ2 = 0, EQ1 = 0, EQ0 = 0, SERV_EQ2 = 0, SERV_EQ1 = 0, SERV_EQ0 = 0, FILT_3 dB_6-FILT_3 dB_0 = 1100010, XTLIN = 16 MHz. Specification indicates bandwidth under these conditions.

Note 4: Control register bits: EQ2 = 1, EQ1 = 1, EQ0 = 1, SERV_EQ2 = 1, SERV_EQ1 = 1, SERV_EQ0 = 1, FILT_3 dB_6-FILT_3 dB_0 = 1100010, XTLIN = 16 MHz. Specification indicates bandwidth under these conditions.

Note 5: Typical values are specified at 25°C and 5V supply.

Note 6: The limit values have been determined by characterization data. No outgoing tests are performed.

Note 7: An external network of 24 k Ω to FV_{CC} and 18 k Ω to GND is connected to VPHASE pin.

Symbol	Symbol From Input (Note 2) (Note 2)		Parameter	Conditions	Min	Typ (Note 12)	Max	Units
t _{recov(s)}	WG ↓	ERDO ↑	Recovery Time from Write Mode with Short Mode Programmed	Enable ERD for Pulse Detector Output Via Control Register	1.7	1.9	2.6	μs
t _{recov(I)}	WG ↓	ERDO ↑	Recovery Time from Write Mode with Long Mode Programmed	Recovery Time from Write Enable ERD for Pulse Detector Mode with Long Mode Output Via Control Register Programmed		4.1	5.4	μs
t _{recov} (sleep)	SLEEP ↑	ERDO ↑	Recovery Time from Sleep Mode of Pulse Detector (Note 10)				300	μs
t _{recov} (IDLE)	IDLE/ SERVO↓	ERDO ↑	Pulse Detector Recovery Time from the IDLE Mode	Time (Notes 3 and 11)			20	μs
t _{charge}	S1 to S4	SCAP1- SCAP4	Gated Detector Charge Time (Note 3)		200	340	430	ns
t _{discharge}	S1 to S4	SCAP1- SCAP4	Gated Detector Discharge (Note 4) Time		2.7	3.6	4.5	μs
t _{ON}	S1 to S4	SCAP1- SCAP4	Gated Detector Turn On Time	e (Note 5)		33	40	ns
tOFF	S1 to S4	SCAP1- SCAP4	Gated Detector Turn Off Time	(Note 6)		34	45	ns
t _{pw}	ERD0↑	ERD0↓	Encoded Read Data Output Pulse Width	Enable ERD0 for Pulse Detector Output via Control Register		20	35	ns
t _{GT0}	SCAP4↓	SCAP3 ↑	Gate to Time Channel Delay, Delay Step 0	V(SETHYS) = -0.1V (Note 7) f = 5 MHz			105	ns
t _{pp}	ERD0		Pulse Pairing	$V_{AMPIN} = 100 \text{ mV}_{PP} \text{ f} = 3.3 \text{ MHz}$	-1.75	0.25	1.75	ns
				Differential (Note 9) f = 7 MHz	-1.25	0.25	1.25	
t _{DS1}	SCAP4 ↑	SCAP3 ↑	Programmable Channel Delay Step Size, Delay Step 1	(Note 8)		6	9	ns
t _{DS2}	SCAP4 ↑	SCAP3 ↑	Programmable Channel Delay Step Size, Delay Step 2	(Note 8)		11	17	ns
t _{DS3}	SCAP4↑	SCAP3 ↑	Programmable Channel Delay Step Size, Delay Step 3	(Note 8)		11	17	ns

Note 1: All parameters are specified for the tollowing conditions unless otherwise stated. The device uses the components described in the AC test setup diagram (See *Figure 5b*). V_{REF} = 0.5V, V_{SETHYS} = 0.45V, V_{RG} = 0.3V and f = 2.5 MHz. The control register is set at the initial power up conditions except all sections are powered on. R_{DIF} = 50Ω, C_{DIF} = 180 pF.

 $V_{IN} = 100 \text{ mV}_{PP}$ differential.

Γ

Note 2: The symbol (\uparrow) indicates the rising edge of the pulse is used as reference. The symbol (\downarrow) indicates the falling edge of the pulse is used as reference. Note 3: Connect 200 pF capacitors to SCAP pins. With all external capacitors to SCAP pins discharged, measure the time from servo channel enable pins (S1, S2, S3, S4) to 90% of the rising edge of the selected servo channel output. $f_{IN} = 5$ MHz

Note 4: Connect 200 pF capacitors to SCAP pins. With all external capacitors to SCAP pins discharged, measure the time from the servo channel enable pins (S1, S2, S3, S4) to 90% of the falling edge of the selected servo channel output. $f_{IN} = 5$ MHz

Note 5: With no capacitors connected to the SCAP pins, pull 1 mA from each of the SCAP pins. Measure the time from the selection of each servo channel (S1, S2, S3, S4) to the voltage on the selected servo output when it increases by 0.1V.

Note 6: With no capacitors connected to the SCAP pins, pull 1 mA from each of the SCAP pins. Measure the time from the selection of each servo channel (S1, S2, S3, S4) to the voltage on the selected servo output when it decreases by 0.1V.

Note 7: Enable internal pulse detector signals and program the gate channel delay step 0 through the control register. t_{GTO} includes time contributions from the test frequency and delay introduced by the external differentiator components. The test frequency contribution is the amount of time from the zero crossing at the base line to the peak (which for a 5 MHz signal is 100 ns). The theoretical delay introduced by the differentiator components, $R_{D|F} = 50\Omega$ and $C_{D|F} = 180 \text{ pF}$, at this frequency is 13 ns. Consequently, the raw gate to channel delay can be found by subtracting off these external contributions to the delay.

AC Electrical Characteristics—Pulse Detector (Continued)

Note 8: Enable internal pulse detector signals through the control register. Measure the time from the falling edge of SCAP4 pin to the rising edge of SCAP3 pin as the programmable gate channel delay step is changed. t_{DS} = the incremental delay change per step.

Note 9: Enable pulse detector output at ERDO via the control register. The 3.3 MHz pulse pairing measurement is made with the channel filter programmed for 5 MHz - 3 dB bandwidth with 0 dB peaking. The 7 MHz pulse pairing measurement is made with the channel filter programmed for 10 MHz - 3 dB bandwith with 0 dB peaking.

Note 10: Pulse detector is initially powered down for 25 ms prior to powering on.

Note 11: The pulse detector is initially powered down for 2 ms. Recovery time is measured from the deassertion of the IDLE/SERVO pin to the rising edge of ERDO.

Note 12: Typical values are specified at 25°C and 5V supply.

Note 13: The limit value has been determined by a characterization data. No outgoing test is performed.

AC Electrical Characteristics—Synchronizer and Synthesizer guaranteed over operat-

ing temperature and supply voltage ranges unless otherwise specified. Minimum and/or maximum limits are guaranteed by outgoing testing unless otherwise specified.

Symbol	Func. Block	Parameter	Condit	ions	Min	Typ (Note 8)	Max	Units
t _{T-SYNC}	Synch.	Synchronizer Window Loss	Strobe M = 0	16.7 Mb/s	-3	±1.3	3	
				33.3 Mb/s	-2.5	±1.1	2.5	ns
				50 Mb/s	-1.25	±0.6	1.25	
θ_{LIN-PH}	Synch.	Phase Detector Retrace Angle	Phase Lock (Notes 6, 9)			$\pm \pi$		rad
K _{VCO-SYNC}	Synch.	Synchronizer VCO Gain (Note 1)	25°C Only		0.25ω ₀	0.45ω ₀	0.65ω ₀	rad/Vs
t _{SD0}	Synch.	SCK Negative Edge to SD Negative Edge	(Note 4)		3	5	8	ns
t _{SD1}	Synch.	SCK Negative Edge to SD Positive Edge	(Note 4)		3	5	8	ns
t _{ZPSR}	Synch.	Zero-Phase Start Accuracy, Absolute Value	Entering READ Mode (Note 4)				2	ns
t _{SFIX}	Synch.	Strobe per Step Size, -2 to $+2$	(Note 9)			0.6		ns
t _{SVAR}	Synch.	Strobe per Step Size, -2 to -6 , 2 to 6	(Notes 2 and 9	(Notes 2 and 9)		.0625 $ imes$ t _{VCO}		ns
t _{PW-SCK}	Synch.	SCK Output Pulse Width	(Note 5)		0.75 tw	tw	1.25 tw	ns
t _{-3 dB-KVCO}	Synch.	VCO Control Block -3 dB Rolloff	(Note 9)			8		MHz
t _{-3 dB-CP}	Synch.	Charge Pump Block -3 dB Rolloff	(Note 9)			50		MHz
t _{PWSTH}	Synth.	Synthesizer Output	(Note 5)	33 Mb/s	tw - 5		tw + 5	ns
		Pulse Width		50 Mb/s	tw - 3.25		tw + 3.25	113
K _{VCO-SYNTH}	Synth.	Synthesizer VCO Gain	(Notes 1 and 5) See graph on next page 25°C Only		1.23ω ₀	1.4ω ₀	1.55ω _ο	rad/Vs
f _{−3 dB-KSTH}	Synth.	VCO Control Block – 3 dB Rolloff	(Note 9)			8		MHz

Note 1: ω₀ is the operating frequency of the synchronizer VCO. This parameter is specified at 25°C ambient only. K_{VCO} varies inversely with absolute (Kelvin) temperature. K_{VCO} (T) = K_{VCO} (25°C) \times 298/T where T is in degrees Kelvin. Note 2: t_{VCO} is the period of the synchronizer VCO. The period is equal to the code rate clock period.

Note 3: Add to this value the data rate dependent delay time term TBD% imes T_{VCO}. Note 2 also applies.

Note 4: Parameter guaranteed by design or correlation to characterization data. No outgoing tests are performed.

Note 5: tw = $0.5 \times$ respective clock period.

Note 6: The parameter is measured with respect to the code rate clock period. Note 7: Using standard, static window measurement. See DP84910 Design Guide, DP8491/92 or DP8458/59 data sheets for description of static window test.

Note 8: Typical values are specified at 25°C and 5V supply.

Note 9: This parameter is provided as information only.







20

Control Register Description

The control register (CR) is comprised of a thirteen bit serial shift register (eleven data bits and two address bits), four banks of eleven bit latches and supporting logic. The latches are segmented into four subsections (banks) to allow the user to load/reload subsets of control bits without having to enter the entire contents of forty-four bits. Information is strobed into the shift register via the CONTROL REGISTER DATA (CRD) input on the positive edge of CONTROL REG-ISTER CLOCK (CRC) input with the CONTROL REGISTER LATCH/SHIFT BAR (CRL/ \overline{S}) pin at a logical low state. The data from the shift register is parallel transmitted to one of the four latch banks when CRL/\overline{S} is given a positive transition. To minimize power consumption, the $\text{CRL}/\overline{\text{S}}$ pin should be kept at a logical high state except when shifting data into the control register. (When this pin is at a logical high level, power to the shift register is interrupted.) The SLEEP and IDLE/SERVO pins must be disabled (SLEEP = high and IDLE/ $\overline{\text{SERVO}}$ = low) in order to enter data into the control register.

Bit positions two through twelve contain the control information. The last two bits entered into the shift register (positions zero and one) are the two address bits which select

one of the four latch banks into which the data bits are loaded. Table IIa lists the control register bit names and briefly describes their functions. When the device is first powered on or the sleep mode is exited, all the information bits are forced to Power-On-Reset (POR) states. The CON-TROL REGISTER DATA OUTPUT (CRDO) pin issues data from the shift register. This output is made available so that it can be connected to the input of another device's control register input such as NSC's ENDEC (DP84900). This will minimize the number of data lines from the controller. Even though all control register latches are preset into known states when the DP84910 is energized (either by applying V_{CC} or taking SLEEP high), the shift register flip-flops are in indeterminate states until valid data is shifted fully through the register. Thus, the CRDO data is not valid after power up until all thirteen bits have been shifted in. Also note that if the CRL/S input is given a positive transition after power up occurs but before valid data has been entered into the shift register, the indeterminate contents of the shift register will be randomly loaded into one of the four banks of latches. Valid data must be loaded into the shift register before CRL/\overline{S} is given a positive transition.



Bit	Bit Name	POR	Block	Function		
BAN	IK (0,0)		1			
0	CR ADDR0		CR	Control Register Bank Address LSB (0)		
1	CR ADDR1		CR	Control Register Bank Address MSB (0)		
2	FILT_3 dB_0	1	FILT.	Channel Filter Cutoff Frequency Selection Bit0 (LSB)		
3	FILT_3 dB_1	1	FILT.	Channel Filter Cutoff Frequency Selection Bit1		
4	FILT_3 dB_2	1	FILT.	Channel Filter Cutoff Frequency Selection Bit2		
5	FILT_3 dB_3	1	FILT.	Channel Filter Cutoff Frequency Selection Bit3		
6	FILT_3 dB_4	0	FILT.	Channel Filter Cutoff Frequency Selection Bit4		
7	FILT_3 dB_5	1	FILT.	Channel Filter Cutoff Frequency Selection Bit5		
8	FILT_3 dB_6	1	FILT.	Channel Filter Cutoff Frequency Selection Bit6 (MSB)		
9	EQ0	1	PD	Equalization Select Bit0 (LSB)		
10	EQ1	0	PD	Equalization Select Bit1		
11 EQ2 0 PD Equalization Select Bit2 (MSB)		Equalization Select Bit2 (MSB)				
12	SERVO	0	PD	Disable BW/EQ Control Servo Field (0 = Disable)		
BANK (0,1)						
0	0 CR ADDR0 CR C		CR	Control Register Bank Address LSB (1)		
1	CR ADDR1		CR	Control Register Bank Address MSB (0)		
2	PDATA0	1	SYNTH	Feedback Divider Bit0 (LSB)		
3	PDATA1	0	SYNTH	Feedback Divider Bit1		
4	PDATA2	0	SYNTH	Feedback Divider Bit2		
5	PDATA3	0	SYNTH	Feedback Divider Bit3		
6	PDATA4	0	SYNTH	Feedback Divider Bit4		
7	PDATA5	0	SYNTH	Feedback Divider Bit5 (MSB)		
8	PDATA6	1	SYNTH	Input Divider Bit0 (LSB)		
9	PDATA7	0	SYNTH	Input Divider Bit1		
10	PDATA8	0	SYNTH	Input Divider Bit2		
11	PDATA9	0	SYNTH	Input Divider Bit3		
12	PDATA10	0	SYNTH	Input Divider Bit4 (MSB)		
BAN	IK (1.0)					
0	CR ADDR0		CR	Control Register Bank Address LSB (0)		
1	CR ADDR1		CR	Control Register Bank Address MSB (1)		
2	SYNC PWB DN	1	SYNC	Selective Power Down of Synchronizer (Power Down = High)		
3	STH PWB DN	1	SYNTH	Selective Power Down of Synthesizer (Power Down = High)		
4		1	PD	Selective Power Down of Pulse Detector (Power Down = High)		
5		1	SYNTH	Enable SYNTH Output (when low)		
6		0	PD	Gating Channel Delay Select Bit 1(LSB)		
~				Cating Channel Delay Select Bit 2(MSP)		

С	Control Register Description (Continued)						
			Т	ABLE IIa. Control Register Definitions (Continued)			
Bit	Bit Name	POR	Block	Function			
BAN	IK (1,0)						
8	STR_SIGN	0	SYNC	Strobe Sign Bit (0 = pos., $1 = neg.$)			
9	STR0	0	SYNC	Strobe Bit0 (LSB)			
10	STR1	0	SYNC	Strobe Bit1			
11	STR2	0	SYNC	Strobe Bit2 (MSB)			
12	CPRATIO	0	SYNC	Synchronizer Charge Pump Gain Control			
BANK (1,1)							
0	CR ADDR0		CR	Control Register Bank Address LSB (1)			
1	CR ADDR1		CR	Control Register Bank Address MSB (1)			
2	ERD0	0	PD/SC	ERD Control Bit 0 (Note 1)			
3	ERD1	0	PD/SC	ERD Control Bit 1 (Note 1)			
4	PREAM_2T	0	SYNC	Select 2T Preamble (3T if low)			
5	INV_WG	1	PD	Select WG Polarity (1 = active low)			
6	SLOW	1	PD	Select 1.7 μ s Delay on AMPIN (Low = 3.4 μ s delay)			
7	HYS_VTH0	1	PD	Hysteresis Voltage Control Bit0 (LSB)			
8	HYS_VTH1	0	PD	Hysteresis Voltage Control Bit1			
9	HYS_VTH2	1	PD	Hysteresis Voltage Control Bit2 (MSB)			
10	SERVO_EQ0	1	FILT	Filter Bandwidth/Equalization Control-Servo Bit0 (LSB)			
11	SERVO_EQ1	1	FILT	Filter Bandwidth/Equalization Control-Servo Bit1			
12	SERVO_EQ2	1	FILT	Filter Bandwidth/Equalization Control-Servo Bit2 (MSB)			

Note 1: When ERD0 and ERD1 are both high. the GCA is put into a fixed gain mode. The synchronizer and synthesizer are put into test modes where their VCO's are driven by external signals.

Pulse Detector Description

The purpose of the pulse detector is to convert the timing information contained in the analog peaks of the disk waveform into a digital signal whose leading edge accurately represents the time position of the analog peaks.

Raw disk data from the output of an external read preamplifier is capacitively coupled to the inputs of the DP84910's gain controlled amplifier (AMPIN1, AMPIN2). These inputs are switched to low impedance when the WRITE GATE input pin is enabled and stays at a low impedance for either 1.7 μ s or 3.4 μ s after WRITE GATE is disabled. The amount of delay is selectable via a bit in the control register (SLOW, Bank (1,1), bit 6). During this time, any DC offsets accumulated across the input coupling capacitors during the write mode are removed. Also during the write mode, the AGC voltage is held fixed and the input signal to the amplifier is blocked. DC offsets at the output of the amplifier are the same for read or write modes.

The gain controlled amplifier (GCA) accepts signals in the range of 20 mV to 200 mV peak-to-peak differential and produces a constant 500 mV peak-to-peak differential sig-

nal at the channel inputs (CHAN1, CHAN2). The channel input signal amplitude is set by a voltage applied to the VREF pin. There is a one-to-one correspondence between the voltage applied to the VREF pin and the peak-to-peak differential signal at the GCA outputs. The VREF voltage is typically set by a voltage divider between supply and ground. A switched supply pin (SVCC) can be used to provide the supply reference for this divider.

The gain of the GCA is controlled by a fast equal-attack, equal decay, pattern insensitive, exponential responding, automatic gain controlled (AGC) amplifier circuit. The AGC allows for fast settling within 3 μs for a 50% change in the input signal level. The exponential response of the AGC allows the settling time to be independent of the input signal level. The response is pattern insensitive because the charging or discharging of the AGC capacitor is allowed only in the presence of a signal. Thus, large shoulder regions will not cause the AGC voltage to droop. A high impedance AGC input pin allows for an AGC hold function with very little leakage of the AGC capacitors' charge.

Pulse Detector Description (Continued)

The differentiator extracts the timing information from the peaks of the disk signal. The timing of the peaks is preserved in the zero-crossing of the signal at the differentiator output. A zero-cross detector is used in conjunction with the qualification channel to provide noise free, encoded data pulses to the data synchronizer. Fully differential circuits are used throughout the pulse detector to minimize pulse pairing.

In order to not interpret noise on the baseline as input data, a hysteresis comparator is used for qualifying the channel input signal. Two pins set the hysteresis level by the application of an external voltage. One pin sets the hysteresis level in a data field (SETHYSD) and the other pin sets the hysteresis level in a servo field (SETHYSS). The SFIELD pin controls the selection between these pins. A resistive divider between supply and ground is typically used to provide these voltages. A switched supply output pin (SVCC) is available to be used as the supply reference for these dividers. The SETHYSD voltage is adjustable in eight steps via bits in the control register (HYS_VTH0, HYS_VTH1, HYS_VTH2, Bank (1,1) bits 7, 8, 9) (see Table IIb).

TABLE IIb. Hysteresis Thres	hold	Control
-----------------------------	------	---------

	% Qual			
HYS_VTH2	HYS_VTH1	HYS_VTH0		
1	1	1	29	
1	1	0	33.5	
1	0	1	38	
1	0	0	42.5	
0	1	1	47	
0	1	0	51.5	
0	0 0		56	
0	0 0		60.5	

SETHYSD = 450 mV

Two bits in the control register (ERD0, ERD1, Bank (1,1) bits 2, 3) direct the output of the pulse detector to either the input of the data synchronizer section, the ERDOUT pin or both (see Table III). A test mode is entered when both of these control register bits are at a logical high level. In this mode the GCA is put into a fixed gain mode, the VCOs are stopped, the CRD input is redirected to act as a clock source for the synchronizer and the CRC pin as a clock source for the synthesizer.

TABLE III. S	SYNCH./PD	I/O Pin Control
--------------	-----------	-----------------

Ctrl. Bank	Reg. (1,1)	Pins En	Test	
ERD1 ERD0		ERDOUT	ERDIN	Mode
0	0	NO	NO	OFF
0	1	YES	NO	OFF
1	0	YES	YES*	OFF
1	1	YES	YES*	ON

*Internal pulse detector feed through to synchronizer is disabled; ERDIN is input to the synchronizer.

The pulse detector output pulse width is internally fixed to approximately 15 ns, independent of data rate.

Four gated peak detectors are used to detect quadrature embedded servo bursts. When gated on, the peak detector charges an external capacitor to a DC level proportional to the amplitude of the servo burst. The output voltage range of these detectors is large enough for 7 bits of resolution. The gating and discharge of the servo capacitors are controlled by five TTL level logic pins (S1, S2, S3, S4 and HOLD) as described by Table IV. The servo channel is designed for very low servo offsets and good gain linearity.

Two servo difference amplifiers (DIFFAMP1, DIFFAMP2) have been added to the DP84910 which were not present in previous NSC integrated read channel circuits. The first difference amplifier (DIFFAMP1) takes the difference between servo channel 1 (SCAP1) and channel 2 (SCAP2). The second difference amplifier (DIFFAMP2) takes the difference between servo channel 3 (SCAP3) and channel 4 (SCAP4). These differences are centered around an externally supplied reference voltage at the VDIFF pin. This reference voltage is typically set at one half the supply voltage.

Two modes of servo operation are now available, track follow and seek modes. The control or selection of these modes are with the servo switches (S1 through S4) and HOLD pins (see Table IV). The difference between these modes is the amount of charging time the servo peak detector needs to reach its final value, with the same input conditions. The track follow mode has a slower charge time than the seek mode. With a slower charge time the peak detectors will be less sensitive to noise on the servo signal. Previous NSC integrated read channel devices only provided the track follow mode.

An output internal signals mode can be entered by applying a logical high level to the S2 pin and a logical low level to the HOLD pin. In this mode certain selected internal signals of the pulse detector are routed to the four servo output pins (SCAP1–SCAP4) as observation points. These signals include the fully differential analog output of the differentiator (SCAP1 and SCAP2 pins), the output of the zero-cross detector at the differentiator output (SCAP3 pin), and the delayed qualification signal (SCAP4 pin). This mode is useful for the system designer while optimizing the implementation of the pulse detector. This mode would not normally be selected in a production drive as it precludes the operation of these pins for embedded servo use.

Pulse	Pulse Detector Description (Continued)						
				ТА	BLE IV. Servo Control Truth Table		
HOLD	S1	S2	S3	S4	Function		
0	0	0	0	0	Previously Latched Mode		
0	1	0	0	0	Latch Track Follow Mode		
0	0	1	0	0	Output Internal Signals and Previously Latched Mode		
0	1	1	0	0	Output Internal Signals and Latch Track Follow Mode		
0	0	0	1	0	Latch Seek Mode		
0	1	0	1	0	Not Allowed		
0	0	1	1	0	Output Internal Signals and Latch Seek Mode		
0	1	1	1	0	Not Allowed		
0	0	0	0	1	Discharge Servo Caps and Previously Latched Mode		
0	1	0	0	1	Discharge Servo Caps and Latch Track Follow Mode		
0	0	1	0	1	Discharge Servo Caps and Output Internal Signals		
0	1	1	0	1	Discharge Servo Caps, Output Internal Signals and Latch Track Follow Mode		
0	0	0	1	1	Discharge Servo Caps and Latch Seek Mode		
0	1	0	1	1	Not Allowed		
0	0	1	1	1	Discharge Servo Caps, Output Internal Signals and Latch Seek Mode		
0	1	1	1	1	Not Allowed		
1	0	0	0	0	Previously Latched Mode		
1	1	0	0	0	Gate On SCAP1 and Previously Latched Mode		
1	0	1	0	0	Gate On SCAP2 and Previously Latched Mode		
1	1	1	0	0	Gate On SCAP1/SCAP2 and Previously Latched Mode		
1	0	0	1	0	Gate On SCAP3 and Previously Latched Mode		
1	1	0	1	0	Gate On SCAP1/SCAP3 and Previously Latched Mode		
1	0	1	1	0	Gate On SCAP2/SCAP3 and Previously Latched Mode		
1	1	1	1	0	Gate On SCAP1/SCAP2/SCAP3 and Previously Latched Mode		
1	0	0	0	1	Gate On SCAP4 and Previously Latched Mode		
1	1	0	0	1	Gate On SCAP1/SCAP4 and Previously Latched Mode		
1	0	1	0	1	Gate On SCAP2/SCAP4 and Previously Latched Mode		
1	1	1	0	1	Gate On SCAP1/SCAP2/SCAP4 and Previously Latched Mode		
1	0	0	1	1	Gate On SCAP3/SCAP4 and Previously Latched Mode		
1	1	0	1	1	Gate On SCAP1/SCAP3/SCAP4 and Previously Latched Mode		
1	0	1	1	1	Gate On SCAP2/SCAP3/SCAP4 and Previously Latched Mode		
1	1	1	1	1	Gate On SCAP1/SCAP2/SCAP3/SCAP4 and Previously Latched Mode		

Channel Filter Description

The integrated channel filter is a continuous-time analog implementation of an 0.05 degree error equal ripple LC ladder filter as shown in Figure 8. The equal ripple filter was chosen because it has extended phase linearity and better amplitude response in the stop band when compared to other filter types of the same order. The amount of pulse slimming is selectable, by control register bits, in eight steps with a maximum 9 dB of peaking. The filter's -3 dB frequency is selectable, by control register bits, in a maximum of 128 steps. Dual -3 dB frequencies, one for data field and one for servo field, are selectable by control register bits and multiplexed by the SFIELD pin (when enabled by control register bit, SERVO). The SFIELD pin control allows for the altering of the channel filter bandwidth on the fly without accessing the control register. Dual AGC control pins, one for data field and one for servo field, insures quick settling times when the filter bandwidth is changed in this manner. A dedicated PLL for the channel filter is included to ensure the filter characteristics remain independent of supply, temperature and process variations. This PLL locks to the frequency provided at the XTLIN pin.



Channel Filter Description (Continued)

VPHASE Pin

The voltage on the VPHASE pin is internally generated and controls the Q of the integrated filter. Changing the voltage on this pin has simultaneous effects on the filter group delay, peaking and bandwidth. It is recommended that an external voltage divider (18 k Ω to FV_{CC} and 24 k Ω to ground) be connected to this pin. The following response equations have been created with this divider connected. This resistor divider does not set the voltage at this pin. It modifies the gain and offsets the voltage at this pin.

The connection of the divider to this pin improves the filter group delay performance, particularly at higher data rates. Without these resistors there is a high frequency peaking of the group delay characteristic which in turn causes excess peaking in the magnitude characteristic, even with no boost selected. These effects are further exaggerated at low V_{CC} and elevated temperatures.

BANDWIDTH CONTROL

The filter bandwidth is a user determined value selected using the FILT_3dB_0-FILT_3dB_6 control register bits. To some extent, the filter bandwidth is also determined by the amount of pulse slimming (peaking) desired. Table Va lists a set of equations that yield the control register setting (i.e., the setting of the FILT_3dB_0-FILT_3dB_6 C R bits) for achieving a particular bandwidth (BW) as a function of the pulse slimming control register setting (i.e., EQ2, EQ1 and EQ0 CR bits) and the external frequency supplied to the XTLIN pin (Fx). Both BW and Fx should be expressed in MHz. The resulting number, when converted to binary, is the correct CR setting. The binary number listed under the CTRL REG BITS column is the EQ2, EQ1 and EQ0 CR bits values and EQ0 CR bits exting to achieve the indicated amount of pulse slimming in the PEAKING column of the table.

ТА	TABLE Va. Peaking vs -3 dB Frequency Equations								
Peak (Da	ing CF ata Fie	R Bits Id)	Peaking	-3 dB Equation					
EQ2	EQ1	EQ0	(ub)	(Note I)					
1	1	1	0.40	$\frac{BW-2.1751F_{X}+4.8720}{-0.016450F_{X}+0.051574}$					
1	1	0	1.16	$\frac{BW-2.3675F_{X}+4.4670}{-0.017828F_{X}+0.048271}$					
1	0	1	1.93	$\frac{BW-2.4876F_{X}+4.3786}{-0.018727F_{X}+0.048455}$					
1	0	0	3.00	$\frac{BW-2.6678F_{X}+4.8513}{-0.020077F_{X}+0.052433}$					
0	1	1	4.04	$\frac{BW-2.8403F_{X}+5.6269}{-0.021422F_{X}+0.059365}$					
0	1	0	5.25	$\frac{BW - 3.0278F_{X} + 6.4295}{-0.022887F_{X} + 0.066185}$					
0	0	1	6.22	$\frac{\text{BW} - 3.2147\text{F}_{\text{X}} + 7.3136}{-0.024363\text{F}_{\text{X}} + 0.074151}$					
0	0	0	8.13	$\frac{BW-3.4594F_X+8.7398}{-0.026331F_X+0.086751}$					

Note 1. Data Field, $V_{CC}=5V,\,T=25^\circ C.$ BW is the desired bandwidth and F_X is the XTLIN input frequency (both are expressed in MHz).

The resolution of the frequency control DAC is dependent on the frequency input at the XTLIN pin and the amount of pulse slimming selected. Table Vb lists equations that describe the resolution of the frequency control DAC in MHz/step. Fx = XTLIN frequency is expressed in MHz.

TABLE Vb	. Peaking v	/s DAC	Resolution
----------	-------------	--------	------------

Pea ([king CR Data Field	Bits d)	DAC Resolution Equations
EQ2	EQ1	EQ0	(NOLE I)
1	1	1	0.016450F _X - 0.051574
1	1	0	$0.017828F_{X} - 0.048271$
1	0	1	0.018727F _X - 0.048455
1	0	0	$0.020077F_{X} - 0.052433$
0	1	1	$0.021422F_{X} - 0.059365$
0	1	0	$0.022887F_{X} - 0.066185$
0	0	1	$0.024363F_{X} - 0.074151$
0	0	0	0.026331F _X - 0.086751

Note 1. Data Field, V_{CC} = 5V, T = 25°C, F_X is the XTLIN input frequency in MHz.

Channel Filter Description (Continued)

PULSE SLIMMING CONTROL

As in previous NSC integrated read channel circuits, pulse slimming is implemented using the Kost technique. Pulse slimming operates by injecting current internal to the filter which is 180 degrees out of phase with the GCA drive current to the filter's inputs. The injected current has the effect of peaking the high frequency response of the filter without affecting the filter's group delay characteristic. The control register selection for different levels of peaking is shown in Table Va.

TABLE Vc. Servo Field Peaking vs -3 dB Frequency Equations

Peaking CR Bits (Servo Field)			Peaking	-3 dB Equation	
Servo EQ2	Servo EQ1	Servo EQ0	(dB)	(Note 1)	
1	1	1	0.40	$\frac{BW-1.0368F_{X}-0.4774}{-0.007341F_{X}+0.000213}$	
1	1	0	1.16	$\frac{BW-1.2651F_X+0.5037}{-0.009182F_X+0.010845}$	
1	0	1	1.93	$\frac{BW-1.8836F_X+5.0496}{-0.014272F_X+0.050838}$	
1	0	0	3.00	$\frac{BW-2.1728F_{X}+5.5646}{-0.016692F_{X}+0.059598}$	
o	1	1	4.04	$\frac{BW-2.3386F_{X}+5.1777}{-0.017666F_{X}+0.054288}$	
0	1	0	5.25	$\frac{BW-2.4648F_{X}+4.5824}{-0.018543F_{X}+0.049550}$	
0	0	1	6.22	BW - 2.6334F _X + 5.1666 -0.019883F _X + 0.055912	
0	0	0	8.13	$\frac{BW - 2.7258F_{X} + 4.9201}{-0.020475F_{X} + 0.053289}$	

Note 1: V_{CC} = 5V, T = 25°C. BW is the desired bandwidth and F_X is the XTLIN input frequency (both are expressed in MHz). SEQ2 = SERVO_ EQ2, etc.

SERVO BANDWIDTH CONTROL

The DP84910 has the ability to reduce the -3 dB frequency and peaking characteristic of the filter without addressing the control register. This feature is enabled by a bit in the control register (SERVO, Bank (0,0) bit 12) and controlled by the SFIELD pin. This feature is desirable because the servo field is often written at a lower frequency than the data field. Reducing the bandwidth for a servo field will maximize the servo signal-to-noise ratio.

A side effect of the Kost pulse slimming technique is that the -3 dB frequency of the filter moves as the amount of pulse slimming is changed. This property is used to advantage to reduce the channel filter bandwidth in a servo field. by decreasing the amount of pulse slimming. If we define a ratio (K) of the injected slimming signal to the signal at the input of the filter we find that for values of K less the 0.2 there is no peaking in the filter magnitude response. In the data field (i.e., SFIELD = low), K is never allowed to go below 0.2, even when no pulse slimming is selected (i.e., EQ2 = EQ1 = EQ0 = 1). This is illustrated in Table VI which shows the -3 dB bandwidth of the channel filter as a function of peaking. Table VI shows that peaking in the data field is achieved by increasing K above the minimum 0.2 level. However, if control register bit SERVO = 1 and the SFIELD pin is high (i.e., in a servo field) then K is allowed to ao to zero.

Pea (Data	king CR Field) (N	Bits ote 1)	к	Peaking (dB)	-3 dB BW (MHz)	Gain (dB)
EQ2	EQ1	EQ0				
1	1	1	0.22	0.40	18.23	6.000
1	1	0	0.28	1.16	20.60	5.450
1	0	1	0.34	1.93	21.96	4.840
1	0	0	0.41	3.00	23.37	4.200
0	. 1	. 1	0.48	4.04	24.55	3.490
0	1	0	0.55	5.25	25.84	2.730
0	0	1	0.62	6.22	27.12	1.886
0	0	0	0.69	8.13	28.52	0.956

Note 1: This table is referenced to a 10 MHz, 7 pole, 0.05 degree equal ripple filter. V_{CC} = 5V, T = 25°C.

In the servo field, control register bits SERVO_EQ2, SERVO_EQ1 and SERVO_EQ0 are multiplexed with the control register bits EQ2, EQ1 and EQ0, to allow for separate control of the amount of filter peaking and consequent-ly, separate control of the filter bandwidth. Table VII shows the effect these control register bits have on the filter bandwidth and peaking. Notice that corresponding values of K are 0.2 less in Table VII vs. Table VI. The multiplexing action is controlled by the SFIELD pin if control register bit SERVO = 1.

The base frequency gain of the channel filter changes as a function of the peaking. In order to reduce AGC settling time when multiplexing in different levels of peaking between the servo and data fields, a second AGC control pin (VAGCINS) has been added. The SFIELD pin switches control between the VAGCIND and the VAGCINS pins. This switching will occur independent of the state of the SERVO control register bit.

Synchronizer Description (Continued) TABLE VII. Pulse Slimming Control Table: Servo Field

Pea (Se	king CR rvo Field	Bits) (1)	ĸ	Peaking (dB)	-3 dB BW (MHz)	Gain (dB)
SERVO EQ2	SERVO EQ1	SERVO EQ0	ĸ			
1	1	1	0.00	0.00	10.00	6.000
1	1	0	0.04	0.00	10.89	5.450
1	0	1	0.13	0.00	14.50	4.840
1	0	0	0.18	0.32	16.54	4.200
0	1	1	0.23	0.95	18.46	3.490
0	1	0	0.27	1.76	20.26	2.730
0	0	1	0.32	2.47	21.59	1.886
0	0	0	0.37	3.62	22.78	0.956

Note: This table is referenced to a 10 MHz, 7 pole, 0.05 degree equal ripple filter. SEQ2 = SERVO _ EQ2 etc.

When either the VAGCIND or VAGCINS pin is not selected, the filter is placed into an AGC hold mode. Because of this, the AGC capacitors tied to the VAGCIND and VAGCINS pins remember the correct voltage (and corresponding amplifier gain) for their respective fields. Thus the channel filter can have different gains (as a result of different levels of peaking) in the servo and data fields, without the penalty of waiting for AGC settling time when the part is rapidly switched between these two fields.

Separate AGC control pins also allow for different AGC time constants between the servo and data fields. Typically, prior to the servo bursts, an AGC normalization field is written. This normalization field allows the servo AGC to adjust the servo channel gain to a constant level independent of the position of the read head. In order to minimize the disk space consumed for this function, the normalization field is usually only several microseconds long. Thus a fast AGC time constant is typically used in the servo field to quickly acquire the level of the normalization field.

The VAGCIND and VAGCINS pins can be tied together in the event that separate AGC time constants are not desired and the servo channel filter bandwidth reduction feature is not used. This would save one external component by eliminating one of the AGC capacitors.

Synchronizer Description

The DP84910 data synchronizer consists of a phase locked loop (PLL) employing a delay line, a pulse gate, a phase frequency comparator, an analog charge pump, an external passive loop filter, a voltage controlled oscillator (VCO), and supporting logic. The synchronizer extracts the code rate clock from the peak detected disk data, generates bit frames (windows) for bit capture, and reissues phase-stabilized data. The synchronization window (with strobe setting at nominal, M=0 position) is centered about the encoded read data (ERD) pulses via the 50% duty cycle of the VCO and the time averaging action of the PLL.

The synchronizer incorporates a zero-phase-start (ZPS) block to minimize the phase step seen at the beginning of a lock sequence. Prior to the beginning of a read operation, the synchronizer PLL is locked to the output of the synthe-

sizer to maintain the VCO frequency at the operating code rate. Following READ GATE assertion, the ZPS block freezes the synchronizer VCO and restarts it coincidentally with disk data bit. Once the ZPS event is completed, the SCLK output multiplexer is allowed to switch (without glitches) from its synthesizer reference to the synchronizer reference. Also, if frequency lock is employed (FLC low), a divider is incorporated in the VCO feedback path corresponding to the 2T or 3T sync field being used. This divider is synchronously dropped out and the pulse gate enabled once the FLC input is taken to a high logical level (see *National Semiconductor Mass Storage Handbook*, Application Note AN-414, for a discussion of frequency lock). If frequency lock is not employed, the pulse gate becomes active immediately at the end of the ZPS sequence.

When READ GATE is disabled, ZPS is momentarily held-off as the SCLK output multiplexer switches from transmission of the synchronizer reference to the synthesizer reference. Once the multiplexer switching is complete, ZPS is enabled and the synchronizer relocks to the synthesizer reference. (The accuracy of the VCO restart phase alignment at RG deassertion is less stringent than when entering a read operation.)

Note that the SCLK output transmits the synchronizer clock only after ZPS is completed when entering the read mode, and deselects the synchronizer clock prior to the occurrence of ZPS when exiting the read mode. This makes the ZPS event invisible to the SCLK output.

The synchronizer provides two pins for PLL filtering purposes, CHARGE PUMP OUTPUT (CPO) and VCO INPUT (VCO), permitting the use of high-order, two-port filters for optimization of PLL lock characteristics and bit jitter rejection. For basic applications, CPO and VCOI may be tied together (single-node) and a simple lead-lag, C \parallel (R+C) filter tied between these pins and ground.

The synchronizer may be selectively powered-down at the user's option via a single bit in the control register (SYNC__PWR_DN, Bank (1,0) bit 2). When selective power-down occurs within the synchronizer, an idle-biasing circuit is activated at the CPO pin which will keep the filter voltage at 2 times V_{BE} (approximately 1.5V) above ground potential in order to minimize lock recovery time at the enabling of power. When selective powering occurs, as when V_{CC} power-up occurs, all synchronizer logic is set into the non-read mode and the CPO idle-bias circuit is disabled.

The synchronizer pulse gate is partitioned into two sections; the SYNC DATA bit latch and the VCO gate. The bit latch, operating independently of the VCO gate, generates the data synchronization window at the code clock rate based on the 50% duty cycle of the synchronizer VCO clock. 50% duty cycle symmetry in the VCO (or code) clock is produced by division of a 2X oscillator signal by a differential ECL togale flip-flop. This symmetry-based technique eliminates reliance on the absolute value of the delay line for nominal window centering. The on-chip half-cell silicon delay line is employed in conjunction with the VCO gate to align the phase detector window (retrace angle). The delay magnitude will track the synthesizer VCO and thus any recording data rate variations automatically, and because it is referenced to an external frequency source, it is insensitive to external component tolerance, supply voltage, temperature, and IC process variations.



FIGURE 10. Digital Phase-Frequency Comparator

The synchronizer employs a digital phase comparator (nonharmonic frequency discriminator) which, when frequency lock is enabled, will force the frequency of the VCO toward the frequency of the reference input regardless of the magnitude of the frequency difference. The function of the phase comparator circuit can be represented in the simplified form of Figure 10. The AND reset path has sufficient delay added to eliminate any "dead-zone" in the phase detector transfer function. The DP84910 also provides an AGC HOLD/COAST control input (HOLD) which, during the read mode, disables charge pump action. This function is made available to allow the PLL to be set to free-run, undisturbed, during servo bursts or while a detectable defect is being read from the media. External data controller circuitry is responsible for the detection of the servo burst or defect and for issuing the HOLD command to the DP84910.

The charge pump is a digitally gated, bidirectional current source with selectable gain whose current flow is regulated by the digital phase comparator circuit. The net current at the CHARGE PUMP OUTPUT (CPO) pin reflects the magnitude and sign of the phase error seen at the input of the phase comparator. The transfer function from the phase comparator input to the charge pump output has a sawtooth characteristic which is linear from $-\pi$ to $+\pi$ in phase (harmonic) mode, or monotonically extends to the operating limit of the VCO in frequency (non-harmonic) mode. The CPO pin is connected externally to a filter network whose impedance translates the aggregate charge pump current into a voltage for the VCO INPUT (VCOI) while providing a low-pass filter function for the PLL. The matched sourcing and sinking current generators' operating currents are set via the RNOM pin, which is connected to an external resistor whose opposite terminal is connected to ground. The RNOM pin will self-bias to one VBE. Charge pump gain can be made to switch at the assertion of an internal lock detect signal by a selectable factor. The charge pump gain options are selected via a bit in the control register (CPRATIO, Bank (1,0) bit 12) and the CPGAIN pin (see Table VIII). "K1" refers to the absolute value of amplification of current between the RNOM and the CPO pins when either sourcing or sinking action is gated-on. It is recommended the charge pump operating current be kept as high as practical (using the minimum R_{NOM} value and selecting the higher values of programmable CP gain). This minimizes the resulting impedance of the loop filter for any given application, maximizing environmental noise immunity.

TABLE VIII. CPGAIN Control Control CPGAIN **Register Bit K1** Pin CPRATIO 0 0 8 0 1 4 1 0 8 1 1 2

The synchronizer VCO is a fully integrated oscillator (no external components) whose frequency is an exponential function of the voltage at the VCOI pin. The VCO block contains a 2X oscillator (two times the media code clock rate) which is divided by two by differential ECL logic in order to produce the necessary 50% duty cycle (code rate) recovered clock waveform for window generation. The exponential VCO transfer characteristic produces a VCO gain which is directly proportional to data rate-while at any single operating frequency the VCO gain characteristic closely approximates linear behavior (see 1988 ISSCC Digest of Technical Papers, "A 33 Mb/s Data Synchronizing Phase-Locked Loop", for a discussion of an exponential gain VCO in data recovery applications). The data rate dependency of loop gain causes the PLL bandwidth to track recording data rate variations (BW varies with the square root of the gain).

The synchronizer VCO control block employs a positivesense feed-forward bias signal derived from the synthesizer which forces the VCOI pin to remain at a relevantly constant voltage independent of data rate. This can give the misleading impression that a very high synchronizer VCO gain exists if the synchronizer VCO frequency is varied coincidentally with the synthesizer VCO. Gain of the synchronizer VCO must only be measured with the synthesizer frequency held constant in order to prevent the bias normalization circuitry from effecting the VCOI bias point.

The SCLK pin is provided so that an external encoder/decoder (ENDEC) can use the VCO clock from either the synchronizer (read mode) or synthesizer (non-read mode). The multiplexer switches from synthesizer VCO to synchronizer VCO only after ZPS occurs when entering the read mode and, when exiting the read mode, switches back to the synthesizer VCO prior to the occurrence of ZPS. All multiplexing is done with no glitches.

Thirteen position window strobing (nominal position and 6 steps on either side of center) is available via the control register (see Table IX). Strobing on either side of nominal is achieved via a patented technique which modulates the window position without any disturbance of the PLL's phase equilibrium or movement of the retrace angle. In addition, strobe response is immediate, requiring no settling time. The first two positions on either side of nominal (M = -1, -2, +1, or +2) are fixed-delay steps of approximately 0.6 ns each (see AC Electrical Characteristics table), intended for fine-stepping functions such as window deskewing. All remaining steps (-3 through -6 and +3 through +6) are equal and dependent on data rate, each step being one sixteenth (6.25%) of the window width.

Synchronizer Description (Continued)

TABLE IX. Window Strobe Control Table

Control Register Bits Bank (1,1)						
STR2	STR1	STR0	STR_SIGN	Typical Window Shift		
1	1	0	1	-(0.250)t _{VCO} - 1.2 ns		
1	0	1	1	-(0.188)t _{VCO} - 1.2 ns		
1	0	0	1	-(0.125)t _{VCO} - 1.2 ns		
0	1	1	1	-(0.062)t _{VCO} - 1.2 ns		
0	1	0	1	— 1.2 ns		
0	0	1	1	— 0.6 ns		
0	0	0	1	none		
0	0	0	0	none		
0	0	1	0	0.6 ns		
0	1	0	0	1.2 ns		
0	1	1	0	(0.062)t _{VCO} + 1.2 ns		
1	0	0	0	(0.125)t _{VCO} + 1.2 ns		
1	0	1	0	(0.188)t _{VCO} + 1.2 ns		
1	1	0	0	(0.250)t _{VCO} + 1.2 ns		

Note: Strobe selections not shown in above table are invalid and should not be used. If an invalid state is inadvertently entered, SDO will become indeterminate, though PLL lock (phase comparator activity) will not be affected.

Synthesizer Description

The synthesizer block is a phase-locked loop with control register selectable divider values at its input port and in its feedback path. A single, external node (Timing Extractor Filter, or TEF) is provided for passive components for the synthesizer PLL filter. The resulting synthesized output, f_{SYNTH}, is the code rate clock used for encoding and as a reference signal for the synchronizer during the non-read mode. The frequency of f_{SYNTH} is the reference input frequency multiplied by the modulus of the input divider:

 $f_{SYNTH} = f_{REF} \times N_{feedback} / N_{input}$

The input divider modulus N_{input} is set via control register Bank (0,1), bits 8-12 (LSB-MSB, respectively), and feed-

back modulus N_{feedback} is set via control register Bank (0,1), bits 2–7 (LSB–MSB, respectively). The value of each N modulus is equal to the binary value of its control word PLUS 2. This gives the input divider a division range of 3–33 and the feedback divider a division range of 3–65.

 $N_{input} =$ [Binary value of CR Bank (0,1), bits 8–12] + 2

 $N_{feedback} =$ [Binary value CR Bank (0,1), bits 2–7] + 2

A zero value control word (all bits low) for either divider is not allowed (divider operation stops). At V_{CC} power-up, the divider control words are both automatically set to binary 1, and thus the ratio:

 $N_{feedback}/N_{input} = (1 + 2)/(1 + 2) = (3)/(3)$, or unity.

The synthesizer may be selectively powered-down via a single bit in the control register (STH_PWR_DN, Bank (1,0) bit 3). No control register data is lost during selective powerdown. When selective power-down occurs, an idle-bias circuit is activated at the TEF pin which keeps the filter voltage at a typical operating bias of 2 times V_{BE} (approximately 1.5V) above ground potential in order to minimize lock recovery time at reapplication of power.

Note: The synchronizer derives key reference signals from the synthesizer, thus, the synthesizer must be powered-on for the synchronizer to operate properly. If the synthesizer is powered-down, the synchronizer should be as well.

In general, to minimize digital switching noise, it is advised that the SYNC CLOCK (SCLK) output be used for all read/ write clock purposes and the SYNTH output be left disabled. For systems which must use a continuous, unmultiplexed, synthesized master clock, the SYNTH output is made available. Should the SYNTH output be employed as a system clock, care should be taken, as with all switching outputs on the DP84910, to minimize capactive loading (use an external buffer/driver for multiple fan-out applications). The standard, default V_{CC} power-up condition for the SYNTH output pin is the disabled mode (logic high state). This output should always be left disabled if not needed.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications