

# MOS INTEGRATED CIRCUIT

## $\mu$ PD4481161, 4481181, 4481321, 4481361

### 8M-BIT ZEROSB™ SRAM

#### FLOW THROUGH OPERATION

#### Description

The  $\mu$ PD4481161 is a 524,288-word by 16-bit, the  $\mu$ PD4481181 is a 524,288-word by 18-bit, the  $\mu$ PD4481321 is a 262,144-word by 32-bit and the  $\mu$ PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

The  $\mu$ PD4481161,  $\mu$ PD4481181,  $\mu$ PD4481321 and  $\mu$ PD4481361 are optimized to eliminate dead cycles for read to write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the single clock input (CLK).

The  $\mu$ PD4481161,  $\mu$ PD4481181,  $\mu$ PD4481321 and  $\mu$ PD4481361 are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.

ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State ("Sleep"). In the "Sleep" state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes normal operation.

The  $\mu$ PD4481161,  $\mu$ PD4481181,  $\mu$ PD4481321 and  $\mu$ PD4481361 are packaged in 100-pin PLASTIC LQFP with a 1.4 mm package thickness or 165-pin TAPE FBGA for high density and low capacitive loading.

#### Features

- Low voltage core supply (A version :  $V_{DD} = 3.3 \pm 0.165V$ , C version :  $V_{DD} = 2.5 \pm 0.125V$ )
- Synchronous operation
- 100 percent bus utilization
- Internally self-timed write control
- Burst read / write : Interleaved burst and linear burst sequence
- Fully registered inputs and outputs for pipelined operation
- All registers triggered off positive clock edge
- 3.3V or 2.5V LVTTTL Compatible : All inputs and outputs
- Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)
- Asynchronous output enable : /G
- Burst sequence selectable : MODE
- Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
- Separate byte write enable : /BW1 - /BW4 ( $\mu$ PD4481321 and  $\mu$ PD4481361), /BW1 - /BW2 ( $\mu$ PD4481181 and  $\mu$ PD4481161)
- Three chip enables for easy depth expansion
- Common I/O using three state outputs

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Ordering Information

(1/2)

Part number	Access Time ns	Clock Frequency MHz	Core Supply Voltage	I/O Interface	Package
μPD4481161GF-A65	6.5	133	3.3 ± 0.165	3.3 V or 2.5 V LVTTTL	100-pin PLASTIC LQFP (14 x 20)
μPD4481161GF-A75	7.5	117			
μPD4481161GF-A85	8.5	100			
μPD4481181GF-A65	6.5	133			
μPD4481181GF-A75	7.5	117			
μPD4481181GF-A85	8.5	100			
μPD4481321GF-A65	6.5	133			
μPD4481321GF-A75	7.5	117			
μPD4481321GF-A85	8.5	100			
μPD4481361GF-A65	6.5	133			
μPD4481361GF-A75	7.5	117			
μPD4481361GF-A85	8.5	100			
μPD4481161GF-C65	6.5	133			
μPD4481161GF-C75	7.5	117			
μPD4481161GF-C85	8.5	100			
μPD4481181GF-C65	6.5	133			
μPD4481181GF-C75	7.5	117			
μPD4481181GF-C85	8.5	100			
μPD4481321GF-C65	6.5	133			
μPD4481321GF-C75	7.5	117			
μPD4481321GF-C85	8.5	100			
μPD4481361GF-C65	6.5	133			
μPD4481361GF-C75	7.5	117			
μPD4481361GF-C85	8.5	100			
μPD4481161F9-A65-EQx	6.5	133	3.3 ± 0.165	3.3 V or 2.5 V LVTTTL	165-pin TAPE FBGA (13 x 15)
μPD4481161F9-A75-EQx	7.5	117			
μPD4481161F9-A85-EQx	8.5	100			
μPD4481181F9-A65-EQx	6.5	133			
μPD4481181F9-A75-EQx	7.5	117			
μPD4481181F9-A85-EQx	8.5	100			
μPD4481321F9-A65-EQx	6.5	133			
μPD4481321F9-A75-EQx	7.5	117			
μPD4481321F9-A85-EQx	8.5	100			
μPD4481361F9-A65-EQx	6.5	133			
μPD4481361F9-A75-EQx	7.5	117			
μPD4481361F9-A85-EQx	8.5	100			

**Remark** "EQx" of part number is package specifications. However, this is not available.

Part number	Access Time ns	Clock Frequency MHz	Core Supply Voltage	I/O Interface	Package
μPD4481161F9-C65-EQx	6.5	133	2.5 ± 0.125	2.5 V LVTTL	165-pin TAPE FBGA (13 x 15)
μPD4481161F9-C75-EQx	7.5	117			
μPD4481161F9-C85-EQx	8.5	100			
μPD4481181F9-C65-EQx	6.5	133			
μPD4481181F9-C75-EQx	7.5	117			
μPD4481181F9-C85-EQx	8.5	100			
μPD4481321F9-C65-EQx	6.5	133			
μPD4481321F9-C75-EQx	7.5	117			
μPD4481321F9-C85-EQx	8.5	100			
μPD4481361F9-C65-EQx	6.5	133			
μPD4481361F9-C75-EQx	7.5	117			
μPD4481361F9-C85-EQx	8.5	100			


**Remark** "EQx" of part number is package specifications. However, this is not available.

Pin Configurations (Marking Side)

/xxx indicates active low signal.

100-pin PLASTIC LQFP (14 × 20)

[μPD4481161GF, μPD4481181GF]



**Remark** Refer to **Package Drawings** for 1-pin index mark.

## Pin Identifications

[ $\mu$ PD4481161GF,  $\mu$ PD4481181GF]


Symbol	Pin No.	Description
A0 - A18	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 83, 80	Synchronous Address Input
I/O1 - I/O16	58, 59, 62, 63, 68, 69, 72, 73, 8, 9, 12, 13, 18, 19, 22, 23	Synchronous Data In, Synchronous / Asynchronous Data Out
I/OP1, NC <sup>Note</sup>	74	Synchronous Data In (Parity),
I/OP2, NC <sup>Note</sup>	24	Synchronous / Asynchronous Data Out (Parity)
ADV	85	Synchronous Address Load / Advance Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/WE	88	Synchronous Write Enable Input
/BW1, /BW2	93, 94	Synchronous Byte Write Enable Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
/CKE	87	Synchronous Clock Enable Input
MODE	31	Asynchronous Burst Sequence Select Input Have to tied to V <sub>DD</sub> or V <sub>SS</sub> during normal operation
ZZ	64	Asynchronous Power Down State Input
V <sub>DD</sub>	15, 16, 41, 65, 91	Power Supply
V <sub>SS</sub>	14, 17, 40, 66, 67, 90	Ground
V <sub>DDQ</sub>	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
V <sub>SSQ</sub>	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	1, 2, 3, 6, 7, 25, 28, 29, 30, 38, 39, 42, 43, 51, 52, 53, 56, 57, 75, 78, 79, 84, 95, 96	No Connection

**Note** NC (No Connection) is used in the  $\mu$ PD4481161GF.

I/OP1 - I/OP2 are used in the  $\mu$ PD4481181GF.

100-pin PLASTIC LQFP (14 × 20)

[μPD4481321GF, μPD4481361GF]



**Remark** Refer to **Package Drawings** for 1-pin index mark.

[ $\mu$ PD4481321GF,  $\mu$ PD4481361GF]

Symbol	Pin No.	Description
A0 - A17	37, 36, 35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 83	Synchronous Address Input
I/O1 - I/O32	52, 53, 56, 57, 58, 59, 62, 63, 68, 69, 72, 73, 74, 75, 78, 79, 2, 3, 6, 7, 8, 9, 12, 13, 18, 19, 22, 23, 24, 25, 28, 29	Synchronous Data In, Synchronous / Asynchronous Data Out
I/OP1, NC <sup>Note</sup>	51	Synchronous Data In (Parity), Synchronous / Asynchronous Data Out (Parity)
I/OP2, NC <sup>Note</sup>	80	
I/OP3, NC <sup>Note</sup>	1	
I/OP4, NC <sup>Note</sup>	30	
ADV	85	Synchronous Address Load / Advance Input
/CE, CE2, /CE2	98, 97, 92	Synchronous Chip Enable Input
/WE	88	Synchronous Write Enable Input
/BW1 - /BW4	93, 94, 95, 96	Synchronous Byte Write Enable Input
/G	86	Asynchronous Output Enable Input
CLK	89	Clock Input
/CKE	87	Synchronous Clock Enable Input
MODE	31	Asynchronous Burst Sequence Select Input Have to tied to V <sub>DD</sub> or V <sub>SS</sub> during normal operation
ZZ	64	Asynchronous Power Down State Input
V <sub>DD</sub>	15, 16, 41, 65, 91	Power Supply
V <sub>SS</sub>	14, 17, 40, 66, 67, 90	Ground
V <sub>DDQ</sub>	4, 11, 20, 27, 54, 61, 70, 77	Output Buffer Power Supply
V <sub>SSQ</sub>	5, 10, 21, 26, 55, 60, 71, 76	Output Buffer Ground
NC	38, 39, 42, 43, 84	No Connection

**Note** NC (No Connection) is used in the  $\mu$ PD4481321GF.

I/OP1 - I/OP4 are used in the  $\mu$ PD4481361GF.

165-pin TAPE FBGA

[μPD4481161F9-EQx, μPD4481181F9-EQx]

Top View

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A7	/CE	/BW2	NC	/CE2	/CKE	ADV	A17	A8	A18
B	NC	A6	CE2	NC	/BW1	CLK	/WE	/G	NC	A9	NC
C	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	I/OP1
D	NC	I/O9	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O8
E	NC	I/O10	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O7
F	NC	I/O11	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O6
G	NC	I/O12	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	I/O5
H	V <sub>SS</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	I/O13	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O4	NC
K	I/O14	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O3	NC
L	I/O15	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O2	NC
M	I/O16	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O1	NC
N	I/OP2	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
P	NC	NC	A5	A2	TDI	A1	TDO	A10	A13	A14	NC
R	MODE	NC	A4	A3	TMS	A0	TCK	A11	A12	A15	A16

[ $\mu$ PD4481161F9-EQx,  $\mu$ PD4481181F9-EQx]

Symbol	Pin No.	Description
A0 - A18	6R, 6P, 4P, 4R, 3R, 3P, 2B, 2A, 10A, 10B, 8P, 8R, 9R, 9P, 10P, 10R, 11R, 9A, 11A	Synchronous Address Input
I/O1 - I/O16	10M, 10L, 10K, 10J, 11G, 11F, 11E, 11D, 2D, 2E, 2F, 2G, 1J, 1K, 1L, 1M	Synchronous Data In, Synchronous / Asynchronous Data Out
I/OP1, NC <sup>Note</sup>	11C	Synchronous Data In (Parity),
I/OP2, NC <sup>Note</sup>	1N	Synchronous / Asynchronous Data Out (Parity)
ADV	8A	Synchronous Address Load / Advance Input
/CE, CE2, /CE2	3A, 3B, 6A	Synchronous Chip Enable Input
/WE	7B	Synchronous Write Enable Input
/BW1, /BW2	5B, 4A	Synchronous Byte Write Enable Input
/G	8B	Asynchronous Output Enable Input
CLK	6B	Clock Input
/CKE	7A	Synchronous Clock Enable Input
MODE	1R	Asynchronous Burst Sequence Select Input Have to tied to V <sub>DD</sub> or V <sub>SS</sub> during normal operation
ZZ	11H	Asynchronous Power Down State Input
V <sub>DD</sub>	2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	Power Supply
V <sub>SS</sub>	1H, 4C, 4N, 5C, 5D, 5E, 5F, 5G, 5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G, 7H, 7J, 7K, 7L, 7M, 7N, 8C, 8N	Ground
V <sub>DDQ</sub>	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	Output Buffer Power Supply
NC	1A, 1B, 1C, 1D, 1E, 1F, 1G, 1P, 2C, 2J, 2K, 2L, 2M, 2N, 2P, 2R, 3H, 4B, 5A, 5N, 6N, 9B, 9H, 10C, 10D, 10E, 10F, 10G, 10H, 10N, 11B, 11J, 11K, 11L, 11M, 11N, 11P	No Connection
TMS	5R	Test Mode Select (JTAG)
TDI	5P	Test Data Input (JTAG)
TCK	7R	Test Clock Input (JTAG)
TDO	7P	Test Data Output (JTAG)

**Note** NC (No Connection) is used in the  $\mu$ PD4481161F9-EQx.

I/OP1 - I/OP2 are used in the  $\mu$ PD4481181F9-EQx.

165-pin TAPE FBGA  
 [μPD4481321F9-EQx, μPD4481361F9-EQx]

Top View

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A7	/CE	/BW3	/BW2	/CE2	/CKE	ADV	A17	A8	NC
B	NC	A6	CE2	/BW4	/BW1	CLK	/WE	/G	NC	A9	NC
C	I/OP3	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	I/OP2
D	I/O18	I/O17	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O16	I/O15
E	I/O20	I/O19	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O14	I/O13
F	I/O22	I/O21	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O12	I/O11
G	I/O24	I/O23	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O10	I/O9
H	V <sub>SS</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	I/O26	I/O25	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O8	I/O7
K	I/O28	I/O27	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O6	I/O5
L	I/O30	I/O29	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O4	I/O3
M	I/O32	I/O31	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	I/O2	I/O1
N	I/OP4	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	NC	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	I/OP1
P	NC	NC	A5	A2	TDI	A1	TDO	A10	A13	A14	NC
R	MODE	NC	A4	A3	TMS	A0	TCK	A11	A12	A15	A16

[ $\mu$ PD4481321F9-EQx,  $\mu$ PD4481361F9-EQx]


Symbol	Pin No.	Description
A0 - A17	6R, 6P, 4P, 4R, 3R, 3P, 2B, 2A, 10A, 10B, 8P, 8R, 9R, 9P, 10P, 10R, 11R, 9A	Synchronous Address Input
I/O1 - I/O32	11M, 10M, 11L, 10L, 11K, 10K, 11J, 10J, 11G, 10G, 11F, 10F, 11E, 10E, 11D, 10D, 2D, 1D, 2E, 1E, 2F, 1F, 2G, 1G, 2J, 1J, 2K, 1K, 2L, 1L, 2M, 1M	Synchronous Data In, Synchronous / Asynchronous Data Out
I/OP1, NC <sup>Note</sup>	11N	Synchronous Data In (Parity), Synchronous / Asynchronous Data Out (Parity)
I/OP2, NC <sup>Note</sup>	11C	
I/OP3, NC <sup>Note</sup>	1C	
I/OP4, NC <sup>Note</sup>	1N	
ADV	8A	Synchronous Address Load / Advance Input
/CE, CE2, /CE2	3A, 3B, 6A	Synchronous Chip Enable Input
/WE	7B	Synchronous Write Enable Input
/BW1 - /BW4	5B, 5A, 4A, 4B	Synchronous Byte Write Enable Input
/G	8B	Asynchronous Output Enable Input
CLK	6B	Clock Input
/CKE	7A	Synchronous Clock Enable Input
MODE	1R	Asynchronous Burst Sequence Select Input Have to tied to V <sub>DD</sub> or V <sub>SS</sub> during normal operation
ZZ	11H	Asynchronous Power Down State Input
V <sub>DD</sub>	2H, 4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	Power Supply
V <sub>SS</sub>	1H, 4C, 4N, 5C, 5D, 5E, 5F, 5G, 5H, 5J, 5K, 5L, 5M, 6C, 6D, 6E, 6F, 6G, 6H, 6J, 6K, 6L, 6M, 7C, 7D, 7E, 7F, 7G, 7H, 7J, 7K, 7L, 7M, 7N, 8C, 8N	Ground
V <sub>DDQ</sub>	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	Output Buffer Power Supply
NC	1A, 1B, 1P, 2C, 2N, 2P, 2R, 3H, 5N, 6N, 9B, 9H, 10C, 10H, 10N, 11A, 11B, 11P	No Connection
TMS	5R	Test Mode Select (JTAG)
TDI	5P	Test Data Input (JTAG)
TCK	7R	Test Clock Input (JTAG)
TDO	7P	Test Data Output (JTAG)

**Note** NC (No Connection) is used in the  $\mu$ PD4481321F9-EQx.

I/OP1 - I/OP4 are used in the  $\mu$ PD4481361F9-EQx.

Block Diagrams

[μPD4481161, μPD4481181]



Burst Sequence

[μPD4481161, μPD4481181]


Interleaved Burst Sequence Table (MODE = Open or V<sub>DD</sub>)

External Address	A18 - A2, A1, A0
1st Burst Address	A18 - A2, A1, /A0
2nd Burst Address	A18 - A2, /A1, A0
3rd Burst Address	A18 - A2, /A1, /A0

Linear Burst Sequence Table (MODE = V<sub>SS</sub>)

External Address	A18 - A2, 0, 0	A18 - A2, 0, 1	A18 - A2, 1, 0	A18 - A2, 1, 1
1st Burst Address	A18 - A2, 0, 1	A18 - A2, 1, 0	A18 - A2, 1, 1	A18 - A2, 0, 0
2nd Burst Address	A18 - A2, 1, 0	A18 - A2, 1, 1	A18 - A2, 0, 0	A18 - A2, 0, 1
3rd Burst Address	A18 - A2, 1, 1	A18 - A2, 0, 0	A18 - A2, 0, 1	A18 - A2, 1, 0

[μPD4481321, μPD4481361]



[μPD4481321, μPD4481361]


**Interleaved Burst Sequence Table (MODE = Open or V<sub>DD</sub>)**

External Address	A17 - A2, A1, A0
1st Burst Address	A17 - A2, A1, /A0
2nd Burst Address	A17 - A2, /A1, A0
3rd Burst Address	A17 - A2, /A1, /A0

**Linear Burst Sequence Table (MODE = V<sub>SS</sub>)**

External Address	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1
1st Burst Address	A17 - A2, 0, 1	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0
2nd Burst Address	A17 - A2, 1, 0	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1
3rd Burst Address	A17 - A2, 1, 1	A17 - A2, 0, 0	A17 - A2, 0, 1	A17 - A2, 1, 0

State Diagram



Command	Operation
DS	Deselect
Read	New Read
Write	New Write
Burst	Burst Read, Burst Write or Continue Deselect

**Remarks 1.** States change on the rising edge of the clock.

**2.** A Stall of Ignore Clock Edge cycle is not shown in the above diagram. This is because /CKE HIGH only blocks the clock (CLK) input and does not change the state of the device.

**Asynchronous Truth Table**

Operation	/G	I/O
Read Cycle	L	Data-Out
Read Cycle	H	Hi-Z
Write Cycle	×	Hi-Z, Data-In
Deselected	×	Hi-Z

**Remark** × : don't care

**Synchronous Truth Table**

Operation	/CE	CE2	/CE2	ADV	/WE	/BWs	/CKE	CLK	I/O	Address	Note
Deselected	H	×	×	L	×	×	L	L → H	Hi-Z	None	1
Deselected	×	L	×	L	×	×	L	L → H	Hi-Z	None	1
Deselected	×	×	H	L	×	×	L	L → H	Hi-Z	None	1
Continue Deselected	×	×	×	H	×	×	L	L → H	Hi-Z	None	1
Read Cycle / Begin Burst	L	H	L	L	H	×	L	L → H	Data-Out	External	
Read Cycle / Continue Burst	×	×	×	H	×	×	L	L → H	Data-Out	Next	
Write Cycle / Begin Burst	L	H	L	L	L	L	L	L → H	Data-In	External	
Write Cycle / Continue Burst	×	×	×	H	×	L	L	L → H	Data-In	Next	
Write Cycle / Write Abort	L	H	L	L	L	H	L	L → H	Hi-Z	External	
Write Cycle / Write Abort	×	×	×	H	×	H	L	L → H	Hi-Z	Next	
Stall / Ignore Clock Edge	×	×	×	×	×	×	H	L → H	–	Current	2

- Notes**
1. Deselect status is held until new "Begin Burst" entry.
  2. If an Ignore Clock Edge command occurs during a read operation, the I/O bus will remain active (Low-Z). If it occurs during a write cycle, the bus will remain Hi-Z. No write operation will be performed during the Ignore Clock Edge cycle.

- Remarks**
1. × : don't care
  2. /BWs = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) are LOW.  
/BWs = H means all byte write enables (/BW1, /BW2, /BW3 or /BW4) are HIGH.

Partial Truth Table for Write Enables

[μPD4481161, μPD4481181]

Operation	/WE	/BW1	/BW2
Read Cycle	H	×	×
Write Cycle / Byte 1 (I/O [1:8], I/OP1)	L	L	H
Write Cycle / Byte 2 (I/O [9:16], I/OP2)	L	H	L
Write Cycle / All Bytes	L	L	L
Write Abort / NOP	L	H	H

Remark × : don't care

[μPD4481321, μPD4481361]

Operation	/WE	/BW1	/BW2	/BW3	/BW4
Read Cycle	H	×	×	×	×
Write Cycle / Byte 1 (I/O [1:8], I/OP1)	L	L	H	H	H
Write Cycle / Byte 2 (I/O [9:16], I/OP2)	L	H	L	H	H
Write Cycle / Byte 3 (I/O [17:24], I/OP3)	L	H	H	L	H
Write Cycle / Byte 4 (I/O [25:32], I/OP4)	L	H	H	H	L
Write Cycle / All Bytes	L	L	L	L	L
Write Abort / NOP	L	H	H	H	H

Remark × : don't care

ZZ (Sleep) Truth Table

ZZ	Chip Status
≤ 0.2 V	Active
Open	Active
≥ V <sub>DD</sub> - 0.2 V	Sleep

**Electrical Specifications**

**Absolute Maximum Ratings**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	for A version	V <sub>DD</sub>	-0.5		+4.0	V
	for C version		-0.5		+3.0	
Output supply voltage	V <sub>DDQ</sub>		-0.5		V <sub>DD</sub>	V
Input voltage	V <sub>IN</sub>		-0.5 <sup>Note</sup>		V <sub>DD</sub> + 0.5	V
Input / Output voltage	V <sub>I/O</sub>		-0.5 <sup>Note</sup>		V <sub>DDQ</sub> + 0.5	V
Operating ambient temperature	T <sub>A</sub>		0		70	°C
Storage temperature	T <sub>stg</sub>		-55		+125	°C

**Note** -2.0 V (MIN.) (Pulse width : 2 ns)

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended DC Operating Conditions (T<sub>A</sub> = 0 to 70 °C)**

**for A Version [μPD4481161-Axx, μPD4481181-Axx, μPD4481321-Axx, μPD4481361-Axx]**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>DD</sub>		3.135	3.3	3.465	V
<b>2.5 V LVTTTL Interface</b>						
Output supply voltage	V <sub>DDQ</sub>		2.375	2.5	2.9	V
High level input voltage	V <sub>IH</sub>		1.7		V <sub>DDQ</sub> + 0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3 <sup>Note</sup>		+0.7	V
<b>3.3 V LVTTTL Interface</b>						
Output supply voltage	V <sub>DDQ</sub>		3.135	3.3	3.465	V
High level input voltage	V <sub>IH</sub>		2.0		V <sub>DDQ</sub> + 0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3 <sup>Note</sup>		+0.8	V

**Note** -0.8 V (MIN.) (Pulse width : 2 ns)

**for C Version [μPD4481161-Cxx, μPD4481181-Cxx, μPD4481321-Cxx, μPD4481361-Cxx]**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	V <sub>DD</sub>		2.375	2.5	2.625	V
Output supply voltage	V <sub>DDQ</sub>		2.375	2.5	2.625	V
High level input voltage	V <sub>IH</sub>		1.7		V <sub>DDQ</sub> + 0.3	V
Low level input voltage	V <sub>IL</sub>		-0.3 <sup>Note</sup>		+0.7	V

**Note** -0.8 V (MIN.) (Pulse width : 2 ns)

**DC Characteristics (T<sub>A</sub> = 0 to 70°C, V<sub>DD</sub> = 3.3 ± 0.165 V or 2.5 ± 0.125 V)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> (except ZZ, MODE) = 0 V to V <sub>DD</sub>	-2		+2	μA
I/O leakage current	I <sub>LO</sub>	V <sub>I/O</sub> = 0 V to V <sub>DDQ</sub> , Outputs are disabled.	-2		+2	μA
Operating supply current	I <sub>DD</sub>	Device selected, Cycle = MAX. V <sub>IN</sub> ≤ V <sub>IL</sub> or V <sub>IN</sub> ≥ V <sub>IH</sub> , I <sub>I/O</sub> = 0 mA	-A65, -C65		300	mA
			-A75, -C75		275	
			-A85, -C85		250	
Standby supply current	I <sub>SB</sub>	Device deselected, Cycle = 0 MHz, V <sub>IN</sub> ≤ V <sub>IL</sub> or V <sub>IN</sub> ≥ V <sub>IH</sub> , All inputs are static.			TBD	mA
	I <sub>SB1</sub>	Device deselected, Cycle = 0 MHz, V <sub>IN</sub> ≤ 0.2 V or V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2 V, V <sub>I/O</sub> ≤ 0.2 V, All inputs are static.			TBD	
	I <sub>SB2</sub>	Device deselected, Cycle = MAX. V <sub>IN</sub> ≤ V <sub>IL</sub> or V <sub>IN</sub> ≥ V <sub>IH</sub>			110	
Power down supply current	I <sub>SBZZ</sub>	ZZ ≥ V <sub>DD</sub> - 0.2 V, V <sub>I/O</sub> ≤ V <sub>DDQ</sub> + 0.2 V			TBD	mA
<b>2.5 V LVTTTL Interface</b>						
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0 mA	1.7			V
		I <sub>OL</sub> = -1.0 mA	2.1			
Low level output voltage	V <sub>OL</sub>	I <sub>OH</sub> = +2.0 mA			0.7	V
		I <sub>OL</sub> = +1.0 mA			0.4	
<b>3.3 V LVTTTL Interface</b>						
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0 mA	2.4			V
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = +8.0 mA			0.4	V

**Capacitance (T<sub>A</sub> = 25 °C, f = 1MHz)**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V			5.0	pF
Input / Output capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V			8.0	pF
Clock input capacitance	C <sub>clk</sub>	V <sub>clk</sub> = 0 V			6.0	pF


**Remark** These parameters are not 100% tested.

AC Characteristics ( $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{DD} = 3.3 \pm 0.165$  V or  $2.5 \pm 0.125$  V)


AC Test Conditions

2.5 V LVTTTL Interface

Input waveform (Rise / Fall time  $\leq 2.4$  ns)




Output waveform




3.3 V LVTTTL Interface

Input waveform (Rise / Fall time  $\leq 3.0$  ns)



Output waveform




Output load condition

$C_L$ : 30 pF

5 pF (TKHQX1, TKHQX2, TGLQX, TGHQZ, TKHQZ)

Figure External load at test



**Remark**  $C_L$  includes capacitances of the probe and jig, and stray capacitances.


Read and Write Cycle

Parameter	Symbol		-A65, -C65 (133 MHz)		-A75, -C75 (117 MHz)		-A85, -C85 (100 MHz)		Unit	Notes	
	Standard	Alias	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Cycle time	TKHKH	TCYC	7.5	–	8.6	–	10	–	ns		
Clock access time	TKHQV	TCD	–	6.5	–	7.5	–	8.5	ns		
Output enable access time	TGLQV	TOE	–	3.5	–	3.5	–	3.5	ns		
Clock high to output active	TKHQX1	TDC1	2.5	–	2.5	–	2.5	–	ns	1, 2	
Clock high to output change	TKHQX2	TDC2	2.5	–	2.5	–	2.5	–	ns		
Output enable to output active	TGLQX	TOLZ	0	–	0	–	0	–	ns	1	
Output disable to output Hi-Z	TGHQZ	TOHZ	0	3.5	0	3.5	0	3.5	ns	1	
Clock high to output Hi-Z	TKHQZ	TCZ	2.5	5	2.5	5	2.5	5	ns	1, 2	
Clock high pulse width	TKHKL	TCH	2.5	–	3	–	3	–	ns		
Clock low pulse width	TKLKH	TCL	2.5	–	3	–	3	–	ns		
Setup times	Address	TAVKH	TAS	1.5	–	2	–	2	–	ns	
	Address status	TADSVKH	TSS								
	Data in	TDVKH	TDS								
	Write enable	TWVKH	TWS								
	Address advance	TADVVKH	–								
	Chip enable	TEVKH	–								
Hold times	Address	TKHAX	TAH	0.5	–	0.5	–	0.5	–	ns	
	Address status	TKHADSX	TSH								
	Data in	TKHDX	TDH								
	Write enable	TKHWX	TWH								
	Address advance	TKHADVX	–								
	Chip enable	TKHEX	–								
Power down entry time	TZZE	TZZE	7.5	–	8.6	–	10	–	ns		
Power down recovery time	TZZR	TZZR	7.5	–	8.6	–	10	–	ns		

**Notes** 1. Transition is measured ±200 mV from steady state.


2. To avoid bus contention, the output buffers are designed such that TKHQZ (device turn-off) is faster than TKHQX1 (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because TKHQX1 is a min. parameter that is worse case at totally different conditions (0 °C, V<sub>DD</sub> max.) than TKHQZ, which is a max. parameter (worse case at 70 °C, V<sub>DD</sub> min.).

READ / WRITE CYCLE




- Notes**
1. /CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH. When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
  2. /BWs refers to /BW1, /BW2, /BW3 and /BW4. When /BWs is LOW, any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) are LOW.

NOP, STALL AND DESELECT CYCLE



POWER DOWN (ZZ) CYCLE



**Note** /WE or /CEs must be held HIGH at CLK rising edge (clock edge No.3 in this figure) prior to power down state entry.

**JTAG Specification**

The μPD4481161, μPD4481181, μPD4481321 and μPD4481361 support a limited set of JTAG functions as in IEEE standard 1149.1.

**Test Access Port (TAP) Pins**

Pin Name	Description
TCK	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	Test Data Output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.


**Remark** The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

**JTAG DC Characteristics (Tj = 0 to 70 °C)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
JTAG input high voltage	V <sub>IH</sub>		2.0		V <sub>DD</sub> + 0.3	V	
JTAG input low voltage	V <sub>IL</sub>		-0.3		+0.8	V	
JTAG output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8 mA	2.4		-	V	
JTAG output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	-		0.4	V	

JTAG AC Test Conditions ( $T_j = 0$  to  $70$  °C)


Input waveform (rise / fall time = 1 ns (20 to 80 %))



Output waveform




Output load ( $V_{TT}=1.5$  V)



JTAG AC Characteristics (Tj = 0 to 70 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Clock cycle time (TCK)	t <sub>THTH</sub>		100		–	ns	
Clock phase time (TCK)	t <sub>THTL</sub> / t <sub>TLTH</sub>		40		–	ns	
Setup time (TMS / TDI)	t <sub>MVTH</sub> / t <sub>DVTH</sub>		10		–	ns	
Hold time (TMS / TDI)	t <sub>THMX</sub> / t <sub>THDX</sub>		10		–	ns	
TCK low to TDO valid (TDO)	t <sub>TLQV</sub>		–		20	ns	

JTAG Timing Diagram



**Scan Register Definition (1)**

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register.  The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number.

**Scan Register Definition (2)**

Register name	512K x 16/18	256K x 32/36	Unit
Instruction register	3	3	bit
Bypass register	1	1	bit
ID register	32	32	bit
Boundary register	51	70	bit

**ID Register Definition**

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD4481161	512K x 16	XXXX	0000 0000 0000 0100	00000010000	1
μPD4481181	512K x 18	XXXX	0000 0000 0000 0101	00000010000	1
μPD4481321	256K x 32	XXXX	0000 0000 0000 0110	00000010000	1
μPD4481361	256K x 36	XXXX	0000 0000 0000 0111	00000010000	1

SCAN Exit Order

[μPD4481161F9-EQx / μPD4481181F9-EQx (512K words by 16/18 bits)]

Bit no.	Signal name	Bump ID
1	A10	TBD
2	A11	TBD
3	A12	TBD
4	A13	TBD
5	A14	TBD
6	A15	TBD
7	A16	TBD
8	I/O	TBD
9	I/O	TBD
10	I/O	TBD
11	I/O	TBD
12	ZZ	TBD
13	I/O	TBD
14	I/O	TBD
15	I/O	TBD
16	I/O	TBD
17	I/O	TBD
18	A18	TBD
19	A9	TBD
20	A8	TBD
21	A17	TBD
22	NC	TBD
23	ADV	TBD
24	/G	TBD
25	/CKE	TBD

Bit no.	Signal name	Bump ID
26	/WE	TBD
27	CLK	TBD
28	/CE2	TBD
29	/BW1	TBD
30	/BW2	TBD
31	CE2	TBD
32	/CE	TBD
33	A7	TBD
34	A6	TBD
35	I/O	TBD
36	I/O	TBD
37	I/O	TBD
38	I/O	TBD
39	NC	TBD
40	I/O	TBD
41	I/O	TBD
42	I/O	TBD
43	I/O	TBD
44	I/O	TBD
45	MODE	TBD
46	A5	TBD
47	A4	TBD
48	A3	TBD
49	A2	TBD
50	A1	TBD
51	A0	TBD

[μPD4481321F9-EQx / μPD4481361F9-EQx (256K words by 32/36 bits)]

Bit no.	Signal name	Bump ID
1	A10	TBD
2	A11	TBD
3	A12	TBD
4	A13	TBD
5	A14	TBD
6	A15	TBD
7	A16	TBD
8	I/O	TBD
9	I/O	TBD
10	I/O	TBD
11	I/O	TBD
12	I/O	TBD
13	I/O	TBD
14	I/O	TBD
15	I/O	TBD
16	I/O	TBD
17	ZZ	TBD
18	I/O	TBD
19	I/O	TBD
20	I/O	TBD
21	I/O	TBD
22	I/O	TBD
23	I/O	TBD
24	I/O	TBD
25	I/O	TBD
26	I/O	TBD
27	A9	TBD
28	A8	TBD
29	A17	TBD
30	NC	TBD
31	ADV	TBD
32	/G	TBD
33	/CKE	TBD
34	/WE	TBD
35	CLK	TBD

Bit no.	Signal name	Bump ID
36	/CE2	TBD
37	/BW1	TBD
38	/BW2	TBD
39	/BW3	TBD
40	/BW4	TBD
41	CE2	TBD
42	/CE	TBD
43	A7	TBD
44	A6	TBD
45	I/O	TBD
46	I/O	TBD
47	I/O	TBD
48	I/O	TBD
49	I/O	TBD
50	I/O	TBD
51	I/O	TBD
52	I/O	TBD
53	I/O	TBD
54	NC	TBD
55	I/O	TBD
56	I/O	TBD
57	I/O	TBD
58	I/O	TBD
59	I/O	TBD
60	I/O	TBD
61	I/O	TBD
62	I/O	TBD
63	I/O	TBD
64	MODE	TBD
65	A5	TBD
66	A4	TBD
67	A3	TBD
68	A2	TBD
69	A1	TBD
70	A0	TBD

**JTAG Instructions**


Instructions	Description
EXTEST	EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore this device is not 1149.1 compliant. Nevertheless, this RAMs TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the SAMPLE instruction, except the RAM output are forced to Hi-Z any time the instruction is loaded.
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.
BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.
SAMPLE	Sample is a Standard 1149.1 mandatory public instruction. When the sample instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to sample metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time ( $t_{CS}$ plus $t_{CH}$ ). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins. This functionality is not Standard 1149.1 compliant.
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (Hi-Z) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.

**JTAG Instruction Cording**

IR2	IR1	IR0	Instruction	Note
0	0	0	EXTEST	1
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	BYPASS	
1	0	0	SAMPLE	
1	0	1	BYPASS	
1	1	0	BYPASS	
1	1	1	BYPASS	

**Note 1.** TRISTATE all data drivers and CAPTURE the pad values into a SERIAL SCAN LATCH.

TAP Controller State Diagram




**Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to VSS to preclude mid level inputs.


TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a 1k resistor.

TDO should be left unconnected.

Test Logic Operation (Instruction Scan)




Test Logic Operation (Data Scan)




Package Drawings

100-PIN PLASTIC LQFP (14x20)



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	14.0±0.2
D	16.0±0.2
F	0.825
G	0.575
H	0.32 <sup>+0.08</sup> <sub>-0.07</sub>
I	0.13
J	0.65 (T.P.)
K	1.0±0.2
L	0.5±0.2
M	0.17 <sup>+0.06</sup> <sub>-0.05</sub>
N	0.10
P	1.4
Q	0.125±0.075
R	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.7 MAX.
<b>S100GF-65-8ET-1</b>	

**165-PIN TAPE FBGA (13x15)**

TBD

**Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD4481161, 4481181, 4481321 and 4481361.

**Types of Surface Mount Devices**

$\mu$ PD4481161GF	: 100-pin PLASTIC LQFP (14 x 20)
$\mu$ PD4481181GF	: 100-pin PLASTIC LQFP (14 x 20)
$\mu$ PD4481321GF	: 100-pin PLASTIC LQFP (14 x 20)
$\mu$ PD4481361GF	: 100-pin PLASTIC LQFP (14 x 20)
$\mu$ PD4481161F9-EQx	: 165-pin TAPE FBGA (13 x 15)
$\mu$ PD4481181F9-EQx	: 165-pin TAPE FBGA (13 x 15)
$\mu$ PD4481321F9-EQx	: 165-pin TAPE FBGA (13 x 15)
$\mu$ PD4481361F9-EQx	: 165-pin TAPE FBGA (13 x 15)

[MEMO]

[MEMO]

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

ZEROSB is a trademark of NEC Corporation.

- **The information in this document is current as of June, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.**
  - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
  - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
  - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
  - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
  - NEC semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
    - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).